Lightweight Authenticated Encryption for FPGAs

Mamidi, Upendarreddy
LIGHTWEIGHT AUTHENTICATED ENCRYPTION
FOR FPGAS

by

Upendarreddy Mamidi
A Thesis
Submitted to the
Graduate Faculty
of
George Mason University
In Partial fulfillment of
The Requirements for the Degree
of
Master of Science
Computer Engineering

Committee:

Dr. Jens-Peter Kaps, Thesis Director

Dr. Kris Gaj, Committee Member

Dr. Alok Berry, Committee Member

Dr. Monson H. Hayes, Chairman, Department of Electrical and Computer Engineering

Dr. Kenneth S. Ball, Dean, Volgenau School of Engineering

Date: Spring Semester 2016
George Mason University
Fairfax, VA
Lightweight Authenticated Encryption for FPGAs

A thesis submitted in partial fulfillment of the requirements for the degree of
Master of Science at George Mason University

By

Upendarreddy Mamidi
Bachelor of Technology
VIT University, India, 2013

Director: Dr. Jens-Peter Kaps, Associate Professor
Department of Electrical and Computer Engineering

Spring Semester 2016
George Mason University
Fairfax, VA
Copyright © 2016 by Upendarreddy Mamidi
All Rights Reserved
I dedicate this thesis to my parents Siddiram Reddy and Manemma, brother Mahendar and sister Srilatha and beloved friends.
I would like to express my gratitude to my advisor Dr. Jens-Peter Kaps for helping me with useful comments and remarks throughout the course of the thesis. Furthermore I would like to thank Dr. Kris Gaj, Pansayya Yalla and Ekawat Homsirikamol for their continuous support in getting the work done. Finally, I would like to thank Sangamitra without whose help, it would have been difficult to complete the thesis.
# Table of Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>List of Tables</td>
<td>viii</td>
</tr>
<tr>
<td>List of Figures</td>
<td>ix</td>
</tr>
<tr>
<td>Abstract</td>
<td>xi</td>
</tr>
<tr>
<td>1 Introduction</td>
<td>0</td>
</tr>
<tr>
<td>1.1 Security Services of Cryptography</td>
<td>0</td>
</tr>
<tr>
<td>1.1.1 Confidentiality</td>
<td>0</td>
</tr>
<tr>
<td>1.1.2 Data Integrity</td>
<td>1</td>
</tr>
<tr>
<td>1.1.3 Authentication</td>
<td>1</td>
</tr>
<tr>
<td>1.1.4 Non-repudiation of Message</td>
<td>1</td>
</tr>
<tr>
<td>1.2 Confidentiality-only Modes of Operations of Block Ciphers</td>
<td>2</td>
</tr>
<tr>
<td>1.2.1 Electronic Code Book (ECB) Mode</td>
<td>2</td>
</tr>
<tr>
<td>1.2.2 Cipher Block Chaining (CBC) Mode</td>
<td>3</td>
</tr>
<tr>
<td>1.2.3 Cipher Feedback (CFB) Mode</td>
<td>4</td>
</tr>
<tr>
<td>1.2.4 Output Feedback (OFB) Mode</td>
<td>5</td>
</tr>
<tr>
<td>1.2.5 Counter (CTR) Mode</td>
<td>6</td>
</tr>
<tr>
<td>1.3 Authentication Techniques</td>
<td>7</td>
</tr>
<tr>
<td>1.3.1 Cryptographic Hash Functions</td>
<td>7</td>
</tr>
<tr>
<td>1.3.2 Message Authentication Code (MAC)</td>
<td>8</td>
</tr>
<tr>
<td>1.4 Authenticated Encryption</td>
<td>12</td>
</tr>
<tr>
<td>1.4.1 What is Authenticated Encryption?</td>
<td>12</td>
</tr>
<tr>
<td>1.4.2 Advantages of Authenticated Encryption</td>
<td>13</td>
</tr>
<tr>
<td>1.4.3 Composition Schemes</td>
<td>14</td>
</tr>
<tr>
<td>2 Classification of the CAESAR Candidates</td>
<td>16</td>
</tr>
<tr>
<td>2.1 Introduction</td>
<td>16</td>
</tr>
<tr>
<td>2.1.1 Functional Requirements of the CAESAR Competition</td>
<td>16</td>
</tr>
<tr>
<td>2.2 Design Classification</td>
<td>17</td>
</tr>
<tr>
<td>2.2.1 Type</td>
<td>17</td>
</tr>
<tr>
<td>2.2.2 Features</td>
<td>19</td>
</tr>
<tr>
<td>3 Design Decisions</td>
<td>24</td>
</tr>
</tbody>
</table>
List of Tables

Table                                      Page
---                                         ---
2.1 Classification of CAESAR Round Two candidates            21
2.2 Classification of CAESAR Round One Candidates            22
4.1 Recommended Parameter Set of SILC                      29
5.1 S-Box Used in Joltik-BC                             43
5.2 H Permutation in Joltik-BC                           44
6.1 Message and Control Bits in Initialization Process      61
6.2 Message and Control Bits for Processing Associated Data 61
6.3 Message and Control Bits for Encryption                62
6.4 Message and Control Bits for the Finalization          62
7.1 Notations                                             71
7.2 Throughput formulae for our implementations of CAESAR candidates 72
7.3 Resource Utilization                                   73
7.4 Throughput Results of Our Implementations              73
7.5 Fullwidth Design Implementation Results Comparison      76
7.6 Lightweight Design Implementation Results Comparison    77
# List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1 Confidentiality</td>
<td>0</td>
</tr>
<tr>
<td>1.2 Integrity</td>
<td>1</td>
</tr>
<tr>
<td>1.3 Authentication</td>
<td>1</td>
</tr>
<tr>
<td>1.4 ECB Encryption</td>
<td>3</td>
</tr>
<tr>
<td>1.5 ECB Decryption</td>
<td>3</td>
</tr>
<tr>
<td>1.6 CBC Encryption</td>
<td>4</td>
</tr>
<tr>
<td>1.7 CBC Decryption</td>
<td>4</td>
</tr>
<tr>
<td>1.8 CFB Encryption</td>
<td>5</td>
</tr>
<tr>
<td>1.9 CFB Decryption</td>
<td>5</td>
</tr>
<tr>
<td>1.10 OFB Encryption</td>
<td>6</td>
</tr>
<tr>
<td>1.11 OFB Decryption</td>
<td>6</td>
</tr>
<tr>
<td>1.12 CTR Encryption</td>
<td>7</td>
</tr>
<tr>
<td>1.13 CTR Decryption</td>
<td>7</td>
</tr>
<tr>
<td>1.14 Operation of a Hash Function</td>
<td>8</td>
</tr>
<tr>
<td>1.15 Operation of a MAC Function</td>
<td>9</td>
</tr>
<tr>
<td>1.16 Operation of a HMAC Function</td>
<td>10</td>
</tr>
<tr>
<td>1.17 Operation of the CBC-MAC Algorithm</td>
<td>11</td>
</tr>
<tr>
<td>1.18 Operation of the PMAC Algorithm</td>
<td>12</td>
</tr>
<tr>
<td>1.19 Authenticated Encryption with Associated Data</td>
<td>13</td>
</tr>
<tr>
<td>1.20 Operation of EtM</td>
<td>14</td>
</tr>
<tr>
<td>1.21 Operation of MtE</td>
<td>15</td>
</tr>
<tr>
<td>1.22 Operation of E&amp;M</td>
<td>15</td>
</tr>
<tr>
<td>2.1 Block Cipher</td>
<td>17</td>
</tr>
<tr>
<td>2.2 Stream Cipher</td>
<td>18</td>
</tr>
<tr>
<td>2.3 Tweakable Block Cipher</td>
<td>18</td>
</tr>
<tr>
<td>3.1 Hardware Interface for Fullwidth Designs</td>
<td>25</td>
</tr>
<tr>
<td>3.2 Hardware Interface for Lightweight Designs</td>
<td>26</td>
</tr>
<tr>
<td>4.1 HASH Function</td>
<td>30</td>
</tr>
<tr>
<td>4.2 PRF Function</td>
<td>31</td>
</tr>
</tbody>
</table>
Abstract

LIGHTWEIGHT AUTHENTICATED ENCRYPTION FOR FPGAS
Upendarreddy Mamidi, M.S.
George Mason University, 2016
Thesis Director: Dr. Jens-Peter Kaps

Traditionally, authenticated encryption was achieved by using two separate algorithms for encryption and authentication. Recently, modes that combine encryption and authentication together are being proposed. This feature is especially beneficial in case of hardware implementations, as it allows for a substantial decrease in the circuit area and power compared to traditional schemes.

In this thesis, we first characterize candidates of the Competition for Authenticated Encryption: Security, Applicability, and Robustness (CAESAR). Then we discuss light-weight candidates from the round 1 submissions namely ACORN, SILC (SImple Lightweight CFB) and Joltik. We first implement the full width designs of these candidates targeting Xilinx Spartan-6 and Artix-7 FPGAs. Later, we optimize these designs for low-area applications. Lastly, we compare the results of the implementations with other published results.
Chapter 1: Introduction

In this chapter we first discuss the basic security objectives of any cryptographic system and then the methods that assure the security objectives. Later, we introduce the topic of Authenticated Encryption and it’s advantages over traditional schemes.

1.1 Security Services of Cryptography

There are four security objectives of cryptography that form the structure of security services, namely

1. Confidentiality.

2. Data Integrity.

3. Authentication.


1.1.1 Confidentiality

This is a service that protects the data from unauthorized disclosure. In simpler words, confidentiality is said to be ensured if and only if the sender and receiver of the message can get access to it. Figure 1.1 shows the confidentiality service. Confidentiality ensures that Eve, who is not a part of the communication and is unauthorized will not get access to the message that is sent by Alice to Bob.

```
Figure 1.1: Confidentiality
```
1.1.2 Data Integrity

Data integrity can be defined as an assurance that the data received is unaltered or unchanged during transmission. Data modifications include insertion of bits, deletion of bits or substitutions. Figure 1.2 shows the integrity service. Integrity ensures that Bob detects the modification of data done by Eve, who is an unauthorized person.

![Figure 1.2: Integrity](image)

1.1.3 Authentication

Authentication is a process of verifying the identity of a user who wishes to access the information, this type of authentication is called as peer-entity authentication. Another type of authentication is data origin authentication which ensures that the data is originally coming from the actual sender and not from any third party. Figure 1.3 shows the authentication service. Authentication guarantees for Bob that the message is originated from Alice who claims to be the author.

![Figure 1.3: Authentication](image)

1.1.4 Non-repudiation of Message

Non-repudiation of a message is a service which prevents both communicating parties from denying sending or receiving the message. Digital signature technique is one way assuring Non-repudiation
of a message.

In practice we often need both confidentiality and authentication for example, medical information sent my doctors has to be both confidential and authentic. Traditionally these two services are achieved using separate algorithms. Confidentiality is provided by encryption, various confidentiality-only modes of operations are explained in section 1.2. Authentication can be provided by message authentication codes (MACs). These authentication techniques are covered in section 1.3

1.2 Confidentiality-only Modes of Operations of Block Ciphers

A mode of operation of a block cipher is an algorithm that uses symmetric key block cipher algorithm to provide a cryptographic service such as confidentiality or authentication. This section covers the basic modes of operation provide only confidentiality

1.2.1 Electronic Code Book (ECB) Mode

ECB is the most basic mode of operation. The input message is broken into blocks of length equal to the block size of the cipher. Each block is encrypted separately. In the same way at the receiver side the ciphertext is broken into blocks with block size length and each block of ciphertext is decrypted separately. Figures 1.4, 1.5 explain the operation of ECB encryption and Decryption respectively. The disadvantage of ECB mode is that it produces identical ciphertext blocks for identical input blocks and that the block cipher needs encryption and decryption modes.
1.2.2 Cipher Block Chaining (CBC) Mode

Each subsequent plaintext block is XORed with the previous ciphertext block. In order to make each message unique the first block of plaintext is XORed with an Initialization Vector (IV). At the receiver side, the plain text is obtained by decrypting the ciphertext and XORing it with IV for the first block of ciphertext and with previous plaintext for all subsequent ciphertexts. The main drawback of CBC is that it cannot be parallelized and needs a block cipher that can encrypt and decrypt. Figures 1.6 and 1.7 explain the operation of CBC encryption and decryption respectively.
1.2.3 Cipher Feedback (CFB) Mode

In CipherFeedback mode (CFB) the first block of ciphertext is obtained by encrypting an Initialization Vector (IV) and XORing it with a plaintext block. The resulting ciphertext block is supplied as the feedback for generating next block of ciphertext. CFB mode is inverse free which means that, an encryption algorithm alone is sufficient for both encryption and decryption. The advantage of CFB is that it doesn’t need any padding. CFB is self-synchronizing which means that loss in a part of ciphertext will only affect a part of plaintext. Figures 1.8, 1.9 explain the operation of CFB encryption and decryption respectively.
1.2.4 Output Feedback (OFB) Mode

Operation of OFB is similar to that of CFB, however unlike CFB the feedback in OFB is the output of the encryption function. In OFB, every operation depends on previous operations thereby it cannot be parallelized. OFB is inverse free, meaning both encryption and decryption operations can be performed using encryption algorithm alone. Figures 1.10 and 1.11 explain the operation OFB encryption and decryption respectively.
1.2.5 Counter (CTR) Mode

The inputs to an encryption function in CTR mode are a plaintext(M), key(K) and a counter (ctr) where ctr is an n-bit string. First, the ctr is encrypted and then the plaintext is XORed with the encrypted value to get the first block of ciphertext (C). Then ctr is incremented for generating the subsequent ciphertext blocks. The decryption is similar to encryption with M replaced by C. Figures 1.12 and 1.13 explain the operation of CTR encryption and decryption respectively.
1.3 Authentication Techniques

As explained earlier in 1.1.3 the purpose authentication is to ensure that the data comes from the person who claims to be the sender. This section covers a detailed explanation of authentication techniques.

1.3.1 Cryptographic Hash Functions

A hash function is basically a transformation that takes a variable size input and returns it’s hash value, which is a fixed length string. Hash functions are used as components for MACs. The input to any hash function is called as message and the output is called as message digest. The length of the message is arbitrary but the length of the output is fixed. Figure 1.14 explain the operation of a hash function.
The basic requirements of a hash function are as listed below.

- It is a one-way function.
- It must be easily computable.
- The output must be of fixed length.

1.3.2 Message Authentication Code (MAC)

MAC is basically a function which takes a secret key and a message of arbitrary length as input and gives out a unique fixed length MAC as output. MACs help to assure the message’s origin (authentication) and also detect any changes in the message (integrity). Operation of MAC is similar to that of a hash. Figure 1.15 explains the operation of a MAC algorithm.
The basic requirements of a MAC are as listed below

- It should contain a key.
- Fixed length output.
- It must be computationally easy.

The security requirement of a MAC algorithm is that it must be computationally infeasible to calculate \( m' \) and \( \text{MAC}(m') \) with \( m \) and \( \text{MAC}(m) \) given such that \( m', m \) are different.

**Construction of MACs**

A MAC can be built from a hash function or a block cipher. Based on the way they are built there are two types of MACs

1. Hash function based MACs.
2. Block cipher based MACs.

**Hash Function Based MACs**

A hash function based MAC is a function that is constructed with a combination of cryptographic hash function and a secret key \((K)\). It takes a message \((m)\) of arbitrary length and a secret key as inputs and return the fixed length MAC as output. Figure 1.16 explain the operation of a HMAC...
function. Given a cryptographic hash function $H$, opad is the outer padding, ipad is the inner padding and $|$ denotes concatenation then the definition of HMAC is

$$\text{HMAC}(K, m) = H((K \text{ xor } \text{opad}) \mid H ((K \oplus \text{ipad})\mid m)).$$

Figure 1.16: Operation of a HMAC Function

**Goals of HMAC**

The goals of HMAC are listed below:

- The underlying hash function must be easily replaced with the latest and secure hash function.
- Use the hash functions that are readily available without any modifications.

**Block Cipher Based MACs**

A message authentication code can also be built using a block cipher as the underlying primitive.

1. **Cipher Block Chaining Message Authentication Code (CBC-MAC)**
Operation of CBC-MAC

The MAC of the message is calculated by encrypting the message using a block cipher in CBC mode with an initialization vector of all zeros. The output of the first encryption is XORed with the next message block. This kind of structure ensures that a change in any bit of the plaintext will cause change in the final output. In CBC-MAC the length of the message has to be a multiple of $n$ where $n$ is the block size of the underlying block cipher. Figure 1.17 explains the operation of CBC-MAC.

2. Parallelizable Message Authentication Code (PMAC)
Operation of PMAC

The inputs to the PMAC algorithm are a key \( K \) with \( k \) bits length, message \( M \) of length \( n \) bits. It uses three operations which are addition, multiplication and final. \( L \) is calculated by encrypting a string of zeros of length \( n \) and adding the output with a string of all zeros and least significant bit fixed to zero and final \( (L) \) is 1’s compliment of \( L \). Each block of message is added with \( iL \) for \( i \geq 1 \). The operation of PMAC is illustrated in the figure 1.18.

1.4 Authenticated Encryption

This section introduces the topic of Authenticated Encryption and focuses on it’s advantages and different composition schemes.

1.4.1 What is Authenticated Encryption?

Authenticated encryption (AE) is primarily a combination of authentication and encryption that provides both privacy and authenticity of the data that is encapsulated. Any scheme that provides authenticated encryption takes the input plaintext \( m \), and key \( K \) and provides ciphertext \( C \) and
a tag (T) as output. Tag is considered as a checksum of the message and is used to check whether the correct ciphertext is received. Another class of AE schemes is authenticated encryption with associated data (AEAD) which supports both data that needs encryption along with authentication and data that only needs authentication. Figure 1.19 shows the basic block of an AEAD algorithm.

![Diagram of AEAD](image)

Figure 1.19: Authenticated Encryption with Associated Data

### 1.4.2 Advantages of Authenticated Encryption

Combining authentication and encryption into one single algorithm in hardware might possibly provide the advantages listed below.

- Area requirement could be smaller for a single algorithm thereby reducing the cost.

- Designs with smaller area requirement consume less power thereby it is a good solution for low-power applications.

- A combined algorithm needs only a single key and so has a slight advantage in the issues of key management and key storage.
1.4.3 Composition Schemes

Any AE scheme is basically a combination of an encryption algorithm and an authentication algorithm. There are three types of composition schemes for achieving authenticated encryption and they differ in the way these two algorithms are combined.

1. **Encrypt-then-MAC (EtM)**

   In this scheme a message is first encrypted and the tag is calculated by taking the MAC over the obtained ciphertext. And on the receiver's side first the tag gets verified and if it matches decryption will take place to get the plaintext. Figure 1.20 shows the operation of EtM composition scheme.

   ![Figure 1.20: Operation of EtM](image)

2. **MAC-then-Encrypt (MtE)**

   In this scheme first the tag is calculated by taking the MAC over the message. The obtained tag is then appended to the message and the resultant is encrypted to generate the ciphertext. And on the receiver's side first decryption will takes place to get plaintext and tag pair and then verifies the tag. Figure 1.21 shows the operation of MtE composition scheme.
3. **Encrypt-and-MAC (E&M)**

The message is encrypted to get the ciphertext and the tag is also calculated on the original message. And on the receiver's side first decryption takes place to get the plaintext and then verifies the tag. Figure 1.22 shows the operation of E&M composition scheme.
Chapter 2: Classification of the CAESAR Candidates

In this chapter we first discuss CAESAR (Competition forAuthenticated Encryption: Security, Applicability, and Robustness) and it’s requirements. Later, we characterize all submissions under certain features.

2.1 Introduction

CAESAR has called for submissions of authenticated ciphers on 2/1/2014. The interest of the competition mainly lies in finding a cipher that has advantages over AES-GCM and is suitable for a very wide range of applications. The competition has certain requirements that every submission must comply with.

2.1.1 Functional Requirements of the CAESAR Competition

The requirements of CAESAR competition are listed [2]:

- The cipher must provide both integrity and confidentiality to Plaintext and Secret message number and also integrity to Associated data and Public message number i.e., the cipher must be Authenticated Encryption with Associated Data (AEAD), which is a special case of Authenticated Ciphers.

- Ciphers must not leak any information other than the length of plain text via the length of cipher text.

- The submission must clearly specify the recommended parameters. The number of recommendations must not exceed 10.

- It must be possible to recover the plaintext and the secret message number from the ciphertext, associated data, public message number, and key.
2.2 Design Classification

The Round 1 submissions include a variety of designs. The characteristics of the candidates are discussed in this section.

2.2.1 Type

An Authenticated Cipher can be based on Block Ciphers, Tweakable Block ciphers, Stream Ciphers or Permutations. Some submissions are a combination of two or more types.

Block Cipher

A block cipher is one of the methods of encrypting a plain text to produce the corresponding cipher text in which the key and algorithm are applied block wise rather than to single bit at a time. The block cipher takes key K and plaintext M as input and returns ciphertext C as the output. Figure 2.1 shows how a block cipher works.

Stream Cipher

In a stream cipher a sequence of plaintext digits m is encrypted into a sequence of ciphertext c digits. Unlike block ciphers, the key K and algorithm are applied bit wise. Figure 2.2 shows how a stream cipher works.
Permutation Based

Few candidates of CAESAR uses a fixed length permutation as their underlying structure.

Tweakable Block Cipher

Tweak is formed by concatenating public parameters, block counters and some cipher dependent parameters, for example a string of bits. Tweak is often used to generate tweakey (formed by concatenating tweak with key), which is used for encryption. Figure 2.3 shows how a tweakable block cipher works.
2.2.2 Features

1. An AE scheme can be called as *parallelizable* if they are not sequential and can offer a possibility for parallelizing the computations between distinct block cipher calls. In an AE scheme either the encryption, the decryption or both can be parallelizable.

   • **Parallelizable Encryption** In any AE scheme, if processing of the $i^{th}$ plaintext block doesn’t depend on $j^{th}$ plaintext block for $i \neq j$ then the encryption of that particular AE scheme is parallelizable.

   • **Parallelizable Decryption** In any AE scheme, if processing of the $i^{th}$ cipher text block doesn’t depend on $j^{th}$ cipher text block for $i \neq j$ then the decryption of that particular AE scheme is parallelizable.

2. **Online**: A cipher is called online if the encryption of $i$-th input block $M_i$ depends only on the previous blocks $M_1, \ldots, M_{i-1}$ [4].

3. **Inverse free**: If an AE scheme only requires either encryption or decryption then it can be called as an Inverse free AE scheme. Inverse free schemes requires low memory and area.

4. **Masking**: Some of the block cipher based AE schemes mask the inputs and output for additional security. There are three types of masking methods that are adopted by the AE schemes.

   • AX: Addition and XOR arbitrary input.

   • Doubling: Inputs and outputs are XORed with a variable which is key dependent and is incremented by doubling in Galois Field.

   • Galois-Field Multiplication (GFM): Inputs and outputs are multiplied in Galois-Field with a variable that depends on the key.

5. **Passes**: The AE schemes can be classified into one pass and two pass depending on the way they treat the data:
**One-pass:** One pass mode executes encryption and authentication at the same time.

**Two-pass:** Two-pass mode executes one algorithm first and then executes another.

6. **Tag Verification type:** There are two options to verify a tag, it can be done before the decryption or after the decryption is done. The verification type depends on the composition scheme they follow and there are three different composition schemes

- **Encrypt-then-MAC (EtM)** As discussed in 1 the tag is verified before the decryption if the tag doesn't match, the decryption will not take place.

- **MAC-then-Encrypt (MtE)** and **Encrypt-and-MAC (EM)** As discussed in 2,3 the tag is verified after the decryption is done.

Table 2.1 shows the classification of CAESAR Round 2 candidates and table 2.2 shows the Round1 candidates that did not advance to Round 2.
<table>
<thead>
<tr>
<th>Candidate</th>
<th>Type</th>
<th>Primitive</th>
<th>Modified</th>
<th>Parameters</th>
<th>Features</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACORN V1.50</td>
<td>SC</td>
<td>LFSR</td>
<td></td>
<td>bit based FSR</td>
<td></td>
</tr>
<tr>
<td>AEGIS V1.7</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>last round not used</td>
<td></td>
</tr>
<tr>
<td>AES-COMAT V1.76</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>D 64/32/16 128 128 128 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>AES-JABU V1.2</td>
<td>BC</td>
<td>AES-JABU</td>
<td></td>
<td>64 128 128 64 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>AES-O9 V1.6</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>D 96 128 128 96 ≤2^{31}/≤2^{41}</td>
<td>EM</td>
</tr>
<tr>
<td>AES-ECB V1.6</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>128 128 128 96 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>AES-ECB-128</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>128 128 128 96 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>AES-FCT V2.5</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>128 128 128 96 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>AES-OTR V1.7</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>128 128 128 96 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>AES-OTR-128</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>128 128 128 96 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>AES-Renyi V1.4</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>128 128 128 96 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>ARIA V1.7</td>
<td>BC</td>
<td>ARIA</td>
<td></td>
<td>own permutation</td>
<td></td>
</tr>
<tr>
<td>CLOC V1.7</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>64 128 128 96 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>CLOC V2.7</td>
<td>BC</td>
<td>TWINE</td>
<td></td>
<td>32 80 64 48 8 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>Deoxys V1.15</td>
<td>TBC</td>
<td>Deoxys-BC</td>
<td></td>
<td>128 128/256 128 64 128 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>ElGamal V2.0</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>Encrypt-mix-Encrypt D 128 128 128 64 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>HS1-V1.7</td>
<td>HS</td>
<td>PRF</td>
<td></td>
<td>128 256 256 96 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>ICEPOLE V1.7</td>
<td>P</td>
<td>Sponge</td>
<td></td>
<td>own permutation</td>
<td></td>
</tr>
<tr>
<td>Jotik V1.3</td>
<td>TBC</td>
<td>Jotik-BCC</td>
<td></td>
<td>64 128 64 32 4 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>Ketje V1.3</td>
<td>P</td>
<td>Keccak-p[200]</td>
<td>variable tag length</td>
<td>128 ≤128 16/200 128 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>Ketje V1.9</td>
<td>P</td>
<td>Keccak-p[400]</td>
<td>variable tag length</td>
<td>96 ≤382 32/400 80 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>Keyal V1.2</td>
<td>P</td>
<td>Keccak-p[800,1600]</td>
<td>key stream generation</td>
<td>128 ≤2031 544/800 128 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>Minalpher V1.15</td>
<td>TBC</td>
<td>TEM</td>
<td></td>
<td>128 128 128/256 104 4 ≤2^{31}/≤2^{41}</td>
<td>E4M</td>
</tr>
<tr>
<td>MORUS V1.7</td>
<td>SC</td>
<td>AES</td>
<td></td>
<td>128 128/256 128/640/1280 128 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>NORK V1.2</td>
<td>P</td>
<td>Monkey Duplex_RX</td>
<td>padding</td>
<td>128/256 128/256 128/128/1224 64/128/32/64 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>OCB V1.3</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>96/128 192/256 128 128 128 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>OMD V1.2</td>
<td>CF</td>
<td>SHA-256</td>
<td></td>
<td>32-256 256 256 96/256 32 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>PAEQ V1.2</td>
<td>P</td>
<td>PPAAESQ Permutation</td>
<td></td>
<td>1600/128 128 1600 384/128 128 96 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>P-Light V1.2</td>
<td>P</td>
<td>Triples</td>
<td></td>
<td>256/128 512/256 32/128/16/32/256 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>POET V1.2</td>
<td>BC</td>
<td>ECB</td>
<td></td>
<td>128 128 128 128 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>PRIMATE V1.15</td>
<td>P</td>
<td>PRIMATE</td>
<td></td>
<td>1600/240 80/120 40/200/280 120/160/240 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>SCREAM V1.4</td>
<td>TBC</td>
<td>TAC</td>
<td></td>
<td>128 128 128 96 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>SHELL V1.7</td>
<td>BC</td>
<td>AES,AES[4] permutations</td>
<td></td>
<td>128 128 128 64/80 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>SILC V1.2</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>64 128/80 128 96 ≤2^{31}/≤2^{41}</td>
<td>E4M</td>
</tr>
<tr>
<td>SILC V1.2</td>
<td>BC</td>
<td>PRESENT</td>
<td></td>
<td>64 80 128 48 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>SILC V1.2</td>
<td>BC</td>
<td>LED</td>
<td></td>
<td>64 128 128 48 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>STRFHE V1.2</td>
<td>P</td>
<td>Sponge</td>
<td></td>
<td>128 192 256 128 8 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>Tacocino V1.2</td>
<td>BC</td>
<td>AES</td>
<td></td>
<td>128 128 128 128 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
<tr>
<td>Trivieck V1.15</td>
<td>SC</td>
<td>Trivie-SC</td>
<td>key generation</td>
<td>128 128 64/384 64 ≤2^{31}/≤2^{41}</td>
<td>M4E</td>
</tr>
</tbody>
</table>

Table 2.1: Classification of CAESAR Round Two candidates
<table>
<thead>
<tr>
<th>Candidate</th>
<th>Type</th>
<th>Primitive</th>
<th>Modified</th>
<th>Parameters</th>
<th>Features</th>
</tr>
</thead>
<tbody>
<tr>
<td>++AE v1.3</td>
<td>BC</td>
<td>IOBC, IOC</td>
<td>uses bit stealing</td>
<td>AX 128 128 128 64 64 $&lt;2^{34}/2^{64}$</td>
<td>•/• – –/– – 2 MtE</td>
</tr>
<tr>
<td>AES-CMCC v1.1[47]</td>
<td>BC</td>
<td>CBC</td>
<td>CMAC padding</td>
<td>128 128 128 32/16 $&lt;2^{34}/2^{64}$ 10 •/• • –/– – 2 E BMW</td>
<td></td>
</tr>
<tr>
<td>AES-CPFB v1.5</td>
<td>BC</td>
<td>AES</td>
<td>padding</td>
<td>128 128 128 96 $&lt;2^{35}/2^{67}$ 10 •/• • • 2 MtE</td>
<td></td>
</tr>
<tr>
<td>Artemia v1</td>
<td>P</td>
<td>JHAE</td>
<td>padding</td>
<td>128 96 128/35 $&lt;2^{64}$ 10 •/• • • 2 MtE</td>
<td></td>
</tr>
<tr>
<td>AVALANCHE v1</td>
<td>BC</td>
<td>AES, PMAC</td>
<td>key scheduling</td>
<td>128 448 128 128 128 $&lt;128(2^{48} - 1)/NC$</td>
<td>•/• – •/• – 1 EM</td>
</tr>
<tr>
<td>CBA v1.2[38]</td>
<td>BC</td>
<td>AES</td>
<td>128 64/32/96 128 64/32/96 $&lt;2^{34}/2^{64}$</td>
<td>•/• • • 1 EM</td>
<td></td>
</tr>
<tr>
<td>Enchilada v1.2[21]</td>
<td>SC, BC</td>
<td>ChaCha, Rijndael</td>
<td>whitened Rijndael</td>
<td>128 256 128/256 256/64 20,14</td>
<td>•/• • • 2 MtE</td>
</tr>
<tr>
<td>ifeedAES v1[35]</td>
<td>BC</td>
<td>AES</td>
<td>PMAC for tag generation</td>
<td>128 128 128 96 64 $&lt;2^{64}/2^{64}$</td>
<td>•/• • • 2 MtE</td>
</tr>
<tr>
<td>Julius v1.8</td>
<td>BC</td>
<td>AES</td>
<td>pre computations</td>
<td>G 128 128 128 96 $&lt;2^{34}/2^{64}$ 11 •/• – •/• – 2 MtE</td>
<td></td>
</tr>
<tr>
<td>KIAS v1.52</td>
<td>TBC</td>
<td>KIASU-BC</td>
<td>padding</td>
<td>128 128 128 32 V/V –/– –/–</td>
<td>– 2 MtE</td>
</tr>
<tr>
<td>LAC v1.5X</td>
<td>BC</td>
<td>AES, LBlock-s</td>
<td>no reuse of round keys</td>
<td>64 80 1/144 64 V/V –/– –/– – 1 EM</td>
<td></td>
</tr>
<tr>
<td>PROST v1.34</td>
<td>P</td>
<td>PROST</td>
<td>128/256 128/256 64/128/256 64/128 V/V 16/18</td>
<td>•/• – •/• – 2 MtE</td>
<td></td>
</tr>
<tr>
<td>Ravivob v1.75</td>
<td>SC</td>
<td>MAG v2, random function</td>
<td>128 256 128 128 V/V –/– –/–</td>
<td>•/• – 2 MtE</td>
<td></td>
</tr>
<tr>
<td>Sablier v1.51</td>
<td>SC</td>
<td>LFSR</td>
<td>internal state</td>
<td>32 80 208/80 80 16 $&lt;2^{30}/2^{19}$ 64 $&lt;2^{30}/2^{19}$ –/– –/– –/–</td>
<td>•/• – 2 MtE</td>
</tr>
<tr>
<td>Silver v1.25</td>
<td>BC</td>
<td>AES</td>
<td>key scheduling</td>
<td>128 128 128 128/128 $&lt;2^{50}/2^{60}$ 10 •/• – •/• – 2 MtE</td>
<td></td>
</tr>
<tr>
<td>Wheeley v1.37</td>
<td>SC</td>
<td>modular addition, rotation, XOR</td>
<td>No S-Box</td>
<td>256 512 256/512 128 V/V –/– –/–</td>
<td>–/– – 2 MtE</td>
</tr>
<tr>
<td>YAES v1.27</td>
<td>BC</td>
<td>AES</td>
<td>Uses tweaked CTR</td>
<td>128 128 128 127 $&lt;2^{34}$ 10 •/• – •/• – 2 MtE</td>
<td></td>
</tr>
</tbody>
</table>
Legend

- **Type**
  - BC: Block Cipher
  - SC: Stream Cipher
  - P: Permutation
  - CF: Compression function
  - TBC: Tweakable block cipher

- **Primitive**
  - LRX: Logical operations, Rotation and XOR
  - AX: Addition and XOR.

- **Masking**
  - D: Doubling
  - AX: Addition and XOR.
  - GFM: Galois-Field Multiplication

- **Features**
  - NC: No Constraint.
  - Yes
  - No
  - Fully/Fully
  - Variable/Variable
  - Partly/Partly
  - No/No

- **Verification Type**
  - MtE: MAC then Encrypt
  - EtM: Encrypt then MAC
  - EM: Encrypt and MAC
Chapter 3: Design Decisions

3.1 Candidate Selection

From all the candidates submitted at CAESAR we have chosen SILC, ACORN and Joltik as all the 3 candidates are lightweight. These 3 candidates are a variety of design in the sense that they are based on different kinds of cipher. SILC is block cipher based, Joltik is tweakable block cipher based and ACORN is stream cipher based. So, implementing these 3 candidates will cover almost all the design types submitted at CAESAR.

3.2 Hardware Interface for Fullwidth Designs

The top level interface for all the candidates is the George Mason’s Hardware API for Authenticated Ciphers [23]. The authenticated cipher interface has pre and post processors in it. These processors receive and format the data into segments that can be used by ciphers, output. Using the interface the cipher core designed for every candidate is wrapped with a wrapper which has Serial-input/parallel-output (SIPO) and parallel-input/serial-output (PISO) in them, which allow fewer IO connections like 32 and 64 bits for public and secret data interfaces, which expands the available FPGA platforms on which designs can be implemented. The authenticated cipher interface provides below mentioned services

- 10* padding.
- Delimiters that provide information about end-of-input and end-of-text.
- Validates the decryption and verification of tag by buffering all the output until the "msg_auth_valid" signal is generated by the cryptographic core.

Figure 3.1 shows the top level hardware interface used for full width designs.
3.3 Lightweight Interface

While optimizing the designs for lightweight applications we have used the 16-bit interface developed by Pansayya Yalla of George Mason University. The interface has a common public data input (pdi) port for associated data, nonce, plaintext, ciphertext and tag. An additional signal pdi_type is used to specify the type of data that is coming on the bus. The key and secret message number come through the secret data input port. The data output port do carries the cipher text and tag. The interface consists of the following modules:

- Pre-processor which takes the public data in and sends the corresponding signals to the cipher core.

- A secret processor which takes the secret data in and passes the data to the cipher core. It also passes the error code signals to the post processor.
• Finally a post processor, which takes the signals coming from the cipher core and sends out the data.

Figure 3.2 shows the top level hardware interface used for light-weight designs.

3.4 Design Methodology

The implementations of all three candidates are developed using the specifications submitted to CAESAR Round 2. The designs were written, synthesized, and implemented using VHDL and Xilinx Webpack 14.7 ISE.

3.5 Functional Verification

The test vectors of all candidates are generated from the reference software implementations in C using Microsoft Visual Studio 2013. The reference software implementations of the CAESAR
candidates are obtained by downloading the entire SUPERCOP package. The test vectors generated are given as inputs to the testbenches and outputs are verified to validate the functionality of all the candidates. All the designs are verified using post place and route simulation.

3.6 Results Generation

The timing and resource utilization results are obtained by using Automated Tool For Hardware Evaluation (ATHENA). The target families of Xilinx FPGA are Spartan6, Artix7 and Virtex6. We have chosen these families as Spartan6 and Artix7 consume low power and are good to implement the lightweight designs where as Virtex6 is highspeed and so good choice for fullwidth implementation comparisons.
Chapter 4: SILC: SImple Lightweight CFB

In this chapter we present Our implementation of SILC. First, we will discuss the algorithm and in the later section we discuss the hardware implementations.

4.1 Introduction

SILC (SImple Lightweight CFB (CipherFeedBack)) is a mode of operation with a block cipher as the underlying base function. It is a lightweight function i.e., the hardware implementation cost is very low. It is suitable for use in constrained hardware devices.

4.1.1 Features

SILC doesn't need much precomputation other than key scheduling so less hardware is needed there by reducing computational cost. It also has low memory cost because it can work with two state blocks \[28\]. The encryption and decryption operations of SILC can be done with the use of the encryption function alone. Both encryption and decryption are online operations that means \(i\)-th input block \(M_i\) depends only on the blocks \(M_1, \ldots, M_{i-1}\). It is inverse free which means it only requires either encryption for both encryption and decryption operations. It is a two pass scheme i.e., it executes authentication first and encryption later. It follows EtM composition scheme for verification of the tag which means it verifies the tag before decryption.

4.1.2 Recommended Parameter Set

SILC takes the following three parameters

1. Block cipher (E).
2. Length of the nonce (\(l_N\)).
3. Length of the tag (\(\tau\)).
Table 4.1 shows parameters recommended by designers of SILC and the respective \textit{param} value.

<table>
<thead>
<tr>
<th>Parameter set</th>
<th>Block Cipher (E)</th>
<th>Length of the nonce ($l_N$)</th>
<th>tag length ($\tau$)</th>
<th>param</th>
</tr>
</thead>
<tbody>
<tr>
<td>aes128n12silcv1</td>
<td>AES-128</td>
<td>96</td>
<td>64</td>
<td>0xc0</td>
</tr>
<tr>
<td>aes128n8silcv1</td>
<td>AES-128</td>
<td>64</td>
<td>64</td>
<td>0xd0</td>
</tr>
<tr>
<td>present80n6silcv1</td>
<td>PRESENT-80</td>
<td>48</td>
<td>32</td>
<td>0xc4</td>
</tr>
<tr>
<td>led80n6silcv1</td>
<td>LED-80</td>
<td>48</td>
<td>32</td>
<td>0xc8</td>
</tr>
</tbody>
</table>

4.2 Encryption and Decryption

SILC uses four subroutines to perform the encryption and decryption operations:

1. HASH.
2. Encryption (ENC)
3. Pseudo Random Function (PRF)
4. Decryption (DEC)

These subroutines are covered in subsection 4.2.2. The subroutines use functions in their algorithm which are covered in subsection 4.2.1.

4.2.1 Functions Used in SILC

Length adjusting functions “zap” (zero appending function) and “zpp” (zero prepending function) are used to adjust the length of an input string to a non-negative multiple of \( n \) (in the case of AES is 128) bits. The bit fixing function “fix1” is used to set the most significant bit of the input to one. The tweak function “\( g(X) \)” is defined as left shift with the rightmost output byte being the XOR of the leftmost two input bytes. The Length encoding function “\( \text{Len}(X) \)” is the standard encoding of the byte length of the string into bits of length \( n \). The “msb” function is used to output the most-significant bits of the input function.
4.2.2 Subroutines Used in SILC

**HASH Function**

The HASH function takes key (K), nonce (N) concatenated with *param*, associated data (A) as the inputs and returns intermediate tag (V) as the output. It encrypts the zero prepended nonce in the case of an empty associated data string. In the case of a non empty associated data it encrypts the XORed value of associated data with the previous encrypted value of associated data. The output of the encryption function is then XORed with the length of the associated data and then sent to the tweak function (g). It returns intermediate tag (V) as the output. Figure 4.1 explains the operation of the HASH function. If the length of the associated data is zero then the part in the dotted box is not executed.

![Figure 4.1: HASH Function]

**PRF Function**

The PRF function takes the intermediate tag (V) and ciphertext (C) as inputs and returns tag (T) as output. First, the tweaked V is encrypted and then XORed with first block of the ciphertext. The outputs are continuously sent as feedback to the next block encryption. The tag is generated by taking the most significant 64 bits out of the tweak of last block’s encryption. In the case of an empty ciphertext, the tag is generated by taking the most significant 64 bits of the output of encryption of tweaked V. Figure 4.2 explain the operation of the PRF function. If the length of the
ciphertext is zero then the part in the dotted box is not executed.

**ENC Function**

The ENC function takes the intermediate tag (V) and message (M) as inputs and returns ciphertext (C) as output. If the length of the message is zero then the cipher text is a string of zeros. In the case of a non-empty message, the first block of the cipher text is obtained by XORing the first block of the message with encrypted output of the intermediate tag (V). To generate the $i^{th}$ cipher text block the $i^{th}$ message block is XORed with encrypted value of the (i-1)$^{th}$ ciphertext by fixing it's most significant bit to 1. Figure 4.3 explains the operation of the ENC function.

Figure 4.2: PRF Function

![Diagram of PRF Function](image-url)
**DEC Function**

The DEC function takes the intermediate tag (V) and ciphertext (C) as the inputs and returns message (M) as the output. If the length of the ciphertext is zero then the message output is a string of zeros. In the case of a non-empty ciphertext the first block of the message is obtained by XORing the first block of the ciphertext with encrypted output of the intermediate tag (V). To generate the $i^{th}$ message block, $i^{th}$ block of the ciphertext is eXORed with encrypted value of $(i-1)^{th}$ ciphertext by fixing it's most significant bit to 1. Figure 4.4 explains the operation of the DEC function.

![Figure 4.3: ENC Function](image_url)
4.3 Fullwidth Implementation

Among the three recommended options I have chosen “aes128n12silcv1” for my implementation as AES-Enc of AES uses less memory and fewer clock cycles when compared to LED and PRESENT and because using longer nonce will add extra security by reducing the reuse capability.

4.3.1 Datapath Design

1. Datapath design at the Input side of the cipher

As can be seen from Figure 4.4, the datpath, the input of the AES-Enc consists of a sequence of multiplexers. The data block which is to be passed to the block cipher propagates through the set of multiplexers and arrives at the input of the cipher. Multiplexer $M_1$ selects between $fed_{bdo}$, which is given as feedback from the output side and $bdi$ which can be either plaintext or associated data. The multiplexer $M_2$ selects between XORed feedback or fixed output from multiplexer $M_1$. The $4 \times 1$ multiplexer $\text{Mux}_{\text{din}}$ selects the input that goes into the AES-ENC core. It selects between nonce ($IV$), tweaked intermediate tag ($g(V)$), intermediate tag ($V$) and the output of multiplexer $M_2$. The inputs are sent into the AES-Enc core based on the subroutines that need to be processed. For instance, if the HASH function needs to
All buses are 128-bit wide unless indicated

Figure 4.5: Datapath Design of SILC
take place to produce V when the length of associated data is zero then the select signal of the multiplexers are activated in order to send the nonce as an input to AES-Enc core.

2. **Datapath design at the output side of the cipher**

At the output of the AES-Enc core two registers \((R1, R2)\) are used to store the output of the AES function. The output of \(R1\) is then sent as a feedback to the input side. The output of \(R1\) is also sent to the \(g\) function after XORing it with \(\text{Len}(bdi)\). The output of the \(g\) function is then stored into \(R3\) and sent as a feedback to the input side. The output of \(R2\) is XORed with \(bdi\) to generate the cipher text. The ciphertext is then sent as feedback to input side. Tag is generated by taking most significant 64 bits of register \(R1\) output.

### 4.3.2 Design of Control Logic

Figure 4.6 shows the toplevel state machine of the SILC fullwidth design. Upon reset the controller enters in the reset state. Then the state is changed to wait state in which the controller waits until the data is given as input. This is indicated by turning the ready signal high. If there is a need of updating the key then the roundkey generation is done. This is done by checking for the “key_needs_update” signal. If this signal is low then the controller goes to the IV_load state. The controller stays in roundkey generation process until the done_rkey signal is high. Once the signal is high the next task is to load IV and process it. In this state the controller waits until the signal iv_ready is high. Once this is done, the controller waits until the bdi_ready signal is high. After the bdi_ready is high the controller checks for bdi_ad signal which indicates that the incoming data is associated data. If the bdi_ad signal is high then the next state is processing associated data. In this state the controller waits for bdi_eot signal which indicates that the associated data has come to an end. If this signal is high then the next process is encryption/decryption. In this state the controller again waits for the bdi_eot. The controller takes 10 clock cycles each to process the associated data and encryption/decryption. After encryption/decryption, the controller waits for bdi_eoi signal which denotes the end of information then the tag generation takes place.
Figure 4.6: Toplevel State Machine of SILC

Figure 4.7 shows the top level diagram of SILC fullwidth design. The names of the signals represent their usage in the datapath. All the enable signals for registers and select signals for the muxes used in the datapath are shown. The “zero_a” and “zero_b” signals that are given as input to the controller are enabled based on the length of the data. The datapath and controller also get the signals from the pre and post processor of the fullwidth implementation (shown in 3.1). These signals are shown on the top of the block. The outputs from datapath and controller are shown at the bottom of the block.
4.4 Lightweight Implementation

The main goal of the optimization is to reduce the area utilization by using a narrow datapath. This section covers the changes made to the design in order to make it a lightweight version.

4.4.1 Datapath Design for Lightweight Implementation

The datapath used for lightweight implementation is 16-bit wide. The 128-bit AES-ENC core is replaced by a compact 8-bit AES-ENC core. We have used the 8-bit version of AES as it uses a very low area (<100 slices). And with the cost of just two clock cycles it can be interfaced with the 16-bit lightweight interface. Major designs changes from the full width version to the lightweight version are given below:

- **At the input side**: As the datapath size is reduced to 8 bits, a register pair (R0, R1) and multiplexer pair (M1, M5) is used to select between first and second byte of public and secret...
data. When using the compact AES core, key is needed to be given to the \textit{datain} bus directly so, an additional 8bit 4×1 is used to select between key, data and other strings that indicates the type of input. Width of all the multiplexers was reduced to 8bits.

- **At the output side:** The 128-bit registers $R_1$ and $R_2$ are replaced with 64×6 DRAMs. The register $R_3$ which stores the intermediate tag(V) is removed and this operation is now handled by using an additional multiplexer ($M_6$) at the top of second DRAM. A counter is added to the design in order to generate addresses for the DRAMs. The $g$ function operation is performed by using a 8bit register ($R_2$) at the end of first DRAM. An additional multiplexer ($M_7$) is used to selected between tag and ciphertext. As the output of the interface is 16 bits wide we need an additional register ($R_3$) at the output side to store the first byte coming out of the multiplexer.
All buses are 8-bit wide unless indicated.

4.4.2 Design of Controller

The toplevel flow of controller of the lightweight design is shown in figure 4.9. The flow is similar to that of the fullwidth design but the signals that controller check are different. The controller stays in the “wait” state until the key is ready which means it waits until the sdi_valid signal is high. In the “wait” if the get_key is high then the roundkey generation takes place if not the IV is processed directly. As the public data comes on a single bus in the lightweight interface, the signal pdi_type is
used to distinguish between the type of data coming in. The end of type signal “eot” is checked while processing each type of data. Once the encryption/decryption is completed the controller checks for last_word_in signal and if this signal is high the next process is to generate the tag.

Figure 4.9: Toplevel State Machine of Our Lightweight Design of SILC

The toplevel structure of Our SILC lightweight design is shown in figure 4.10. The signals exchanged between datapath and controller are shown. The controller for Our lightweight design requires more clock cycles compared to the full width controller. We use counters to count the number of bytes that are being encrypted by the AES-core.
Figure 4.10: Top level structure of our SILC lightweight design
Chapter 5: Joltik

This chapter focuses on the implementation of Joltik. We first discuss the tweakable block cipher, Joltik-BC and later explain Joltik and it's implementation.

5.1 Introduction

Joltik is a lightweight authenticated encryption algorithm based on the tweakable block cipher Joltik-BC which is AES like. Joltik has two main variants which differ in the way they allow the usage of the nonce (N):

- Joltik nonce-respecting \((E_\neq \text{ and } D_\neq)\): In this variant the user is not allowed reuse the same nonce for encrypting with the same key.

- Joltik nonce-misuse resistant \((E_= \text{ and } D_=)\): In this variant the user can reuse the nonce with the same key.

5.1.1 Features

Joltik provides good security with only a single call to the block cipher per message \([31]\). It is simple to design and analyze both the internal tweakable block cipher and the authentication mode. Joltik can resist side-channel attacks with the same techniques used for AES.

5.2 Joltik-BC

Joltik-BC is a tweakable 64-bit block cipher with 128-bit key. It takes an additional input named as tweak (T) along with message (Plaintext(P) or Ciphertext (C)). Symbolically, the encryption is denoted as \(E_K(T,P)=C\) and the decryption is denoted as \(E_K^{-1}(T,C)=P\). The design of Joltik-BC is an iterative substitution-permutation network similar to that of AES. The state is a \(4 \times 4\) matrix of nibbles (4-bit word). The number of rounds \(r\) is 24 for Joltik-BC-128 (size of key+tweak=128
bits) and 32 for Joltik-BC-192 (size of key+tweak=192 bits). Any round in Joltik-BC has four transformations that are applied to the internal state:

- **AddRoundTweakey** - A 64-bit round subtweakey (defined in 5.2.3) is XORed to the internal state.

- **SubNibbles** - Apply 4-bit S-Box (defined below in 5.2.1) to the internal state.

- **ShiftRows** - Rotates the 4-nibble i-th row left by i positions.

- **MixNibbles** - Multiplies the internal state with the constant MDS matrix (defined below in 5.2.2)

After the above transformations a final **AddRoundTweakey** is applied to get the ciphertext.

### 5.2.1 S-box

The 4-bit S-box used in Joltik-BC is the one selected for the Piccolo block cipher [46]. It is defined by the following table 5.1.

<table>
<thead>
<tr>
<th>Nibble in</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nibble out</td>
<td>14</td>
<td>4</td>
<td>11</td>
<td>2</td>
<td>3</td>
<td>8</td>
<td>0</td>
<td>9</td>
<td>1</td>
<td>10</td>
<td>7</td>
<td>15</td>
<td>6</td>
<td>12</td>
<td>5</td>
<td>13</td>
</tr>
</tbody>
</table>

### 5.2.2 MDS Matrix

The MDS (M and M⁻¹) matrix used in Joltik-BC is involutary. The matrix is shown below:

\[
\begin{bmatrix}
1 & 4 & 9 & 13 \\
4 & 1 & 13 & 9 \\
9 & 13 & 1 & 4 \\
13 & 9 & 4 & 1
\end{bmatrix}
\]

The decryption operation in Joltik-BC is similar to that of encryption but inverse transformations are applied in a reverse order.
5.2.3 Generation of Subtweakeys

The subtweakey at round $i$ ($\text{STK}_i$) is defined below:

for Joltik-BC-128:

$$\text{STK}_i = \text{TK}_1^i \oplus \text{TK}_2^i \oplus \text{RC}_i,$$

for Joltik-BC-192:

$$\text{STK}_i = \text{TK}_1^i \oplus \text{TK}_2^i \oplus \text{TK}_3^i \oplus \text{RC}_i.$$

Where $\text{TK}_1^i$, $\text{TK}_2^i$, $\text{TK}_3^i$ are tweakeys produced by the key scheduling algorithm (KS($W, \alpha$)) shown in figure 5.1. The algorithm takes a 64-bit word $W$ and a constant $\alpha$ as inputs and gives subkeys as the output sequentially by applying a nibble permutation($h$)(defined below), and a finite field multiplication $g$. Subkey of $i^{th}$ round is defined as $\text{TK}_i = g(h(\text{TK}_{i-1}))$. The $h$ permutation used in the key scheduling algorithm is shown in table 5.2.

Table 5.2: H Permutation in Joltik-BC

<table>
<thead>
<tr>
<th>in</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td>out</td>
<td>1</td>
<td>6</td>
<td>11</td>
<td>12</td>
<td>5</td>
<td>10</td>
<td>15</td>
<td>0</td>
<td>9</td>
<td>14</td>
<td>3</td>
<td>4</td>
<td>13</td>
<td>2</td>
<td>7</td>
<td>8</td>
</tr>
</tbody>
</table>
Key and tweak are concatenated to form $KT$ (192 bits in the case of Joltik-BC-192). The outputs of the key scheduling algorithm can be defined as follows:

$TK_1^i = KS(W_1,1)$, where $W_1$ are the first most significant 64 bits of $KT$.

$TK_2^i = KS(W_2,2)$, where $W_2$ are the second most significant 64 bits of $KT$.

$TK_3^i = KS(W_3,4)$, where $W_3$ are the third most significant 64 bits of $KT$.

The round constants used in the key scheduling algorithm are similar to the constants used in LED cipher [20].

### 5.3 Encryption and Decryption

The encryption of Joltik starts with processing of associated data to produce “Auth” and then message processing is done to produce the ciphertext and tag.

**Processing of Associated Data**

Associated data is encrypted by concatenating tweak (T) as Nonce, ”0010” and block count to form the tweak (T). Outputs of all the encryptions are XORed together to get the intermediate “Auth”, which is later used for generation of tag. Figure 5.2 explains the algorithm.

![Figure 5.2: Associated Data Processing Without Padding](image_url)

In the case where the length of the associated data is not a multiple of the block size, padding takes place. Joltik uses $pad10^*$ function that applies $10^*$ padding such that total length of the data
is equal to multiple of block size \( n \). While encrypting the padded block the tweak is formed by
concatenating Nonce, “0110”, block count

\[
pad(10^*)(X) = X \parallel 1 \parallel 0^{n-|X|-1}
\]

The figure 5.3 shows the algorithm for processing associated data with padded last block.

**5.3.1 Message Processing**

A message is encrypted by taking tweak as concatenation of “0000 \( \parallel \) Nonce\( \parallel \) block counter” to generate the ciphertext. Tag is produced by XORing the “Auth”, which is generated by processing associated data, with the encrypted output of the checksum. Checksum is computed by first initializing to zero and by XORing the message bits. Figure 5.4 shows the algorithm.
Similar to associated data processing in the case where the length of the message is not a multiple of the block size padding is done. In order to produce the last ciphertext block, the padded message is XORed with “final”, which is produced by encrypting an empty string of length equal to block size by taking “0100 || Nonce|| block counter” as the tweak. Tag is obtained by XORing the “Auth” with “final” which is produced by encrypting checksum by taking “0101 || Nonce|| block counter” as the tweak input. Figure 5.5 shows the algorithm.

Figure 5.5: Message Processing With Padding in Joltik
5.4 Fullwidth Implementation

Joltik is designed around Joltik-BC core. It is the most basic implementation which is neither optimized for area nor throughput. As Joltik is inverse free a single Joltik-BC is used for both encryption and decryption and a decrypt signal selects between the two operations.

5.4.1 Datapath Design

Datapath design is explained below in two parts

Datapath Design at the Input Side of the Cipher

As shown in figure 5.6, the datapath at the input of the block cipher consists of a sequence of multiplexers and registers. The data block which is to be passed to the block cipher propagates through the multiplexer \texttt{mux\_din} and arrives at the input of the cipher. The tweak which is given as the input to the Joltik-BC is not same at all times, it changes based on the operation being performed. So we require a series of two $2 \times 1$ ($M1$, $M2$) and one $4 \times 1$ ($M3$) 4-bit multiplexers which fetches 4-bit strings and concatenate with nonce and counter value to update the tweak. The checksum is generated by XORing message with an empty string and stored in the register \texttt{Reg\_C} and updated in parallel. The checksum is fetched as input into the Joltik-BC core when the last block of the AD/message has arrived. The input is processed differently in the case, where the message length is not a multiple of the block size.

Datapath Design at the Output Side of the Cipher

At the output side the register \texttt{Reg\_A} is used to store Auth. It is first initialized to a string of zeros and then updated by XORing the output of encryption of associated data with the string of zeros. Final, which is obtained by encrypting checksum used to generate tag by XORing it with Auth. Pad is produced by encrypting an empty string of zeros of length equal to block size. In the case where the message length is not a multiple of the block size, the last ciphertext block ($C_*$) is generated by XORing pad with input ($bdi_*$). pad is produced by encrypting a string of zeros of length equal to block size.
5.4.2 Design of Control Logic

Figure 5.7 shows the top level state machine of our fullwidth Joltik design. Upon reset the controller enters into the Reset state where in all the registers are reset. Then the state is changed to wait state and in which the controller waits until the data is given as input and this is shown when the ready signal is high. If there is a need of updating the key then the roundkey generation. This is done by checking for the “key_needs_update” signal. If this signal is low then the controller goes to the “IV_load” state. The controller stays in subtweakey generation process until the “done_rkey” signal is high. Every time a new data comes in the tweak must be updated so the “bdi_ready” signal is checked before generating the subtweakey. Once the signal is high the next task to load
IV and process it. In this state the controller waits until the signal “iv_ready” is high. After this, the controller checks for “bdi_ad” signal which indicates that the incoming data is associated data. If the “bdi_ad” signal is high then the next state is “process associated data”. In this state the controller waits for “bdi_eot” signal which indicates that the associated data has come to an end. If this signal is high then the next process is encryption/decryption. In this state the controller again waits for the “bdi_eot”. The controller takes 32 clock cycles each to process the associated data and encryption/decryption. After encryption/decryption, the controller waits for “bdi_eoi” signal which denotes the end of information then the tag generation takes place.

The signals exchanged between the datapath and controller are shown in the figure 5.8. The names of the signals represent the usage of the signal in the datapath. The controller provides the select signals “Sel_1”, “Sel_2”, “Sel_3” for the multiplexers used in the datapath to update the tweak according to the operation being performed. Other select signals (“sel_din”, “sel_dout”) are given for the multiplexers at the input inside and output side of the cipher. The enable signals “en_a”

Figure 5.7: Toplevel State Machine of Joltik

50
and “en_c” are given to the registers that store the checksum and auth values. The controller checks for the delimiter signals “bdi_eoi” and “bdi_eot” which denote the end of data and end of type. Upon checking for the delimiter signals the controller provides the select signals and enable signals as required to the datapath core.

5.5 Lightweight Implementation

This section covers the lightweight design of Joltik. First, we will discuss the lightweight version of the tweakable block cipher Joltik-BC. Later, we will discuss the design of Joltik authenticated encryption cipher which is built on the Joltik-BC.

5.5.1 Lightweight Joltik-BC

The lightweight design can be explained by splitting it into four transformations that are applied to the internal state:
Shiftrows

Shiftrows is done by adjusting the address of the DRAM by using two 4×1, a 2×1 multiplexer and a register. The output of the register is given as an address to the DRAM that stores the data input.

SubNibbles

The 4-bit S-box is applied to the output of the first DRAM.

MixNibbles

The MixNibbles operation is done by multiplying the rows with 1, 4, 9, 13 and XORing them together. For this operation we use four 4×1 multiplexers and 4 registers (R1,R2,R3,R4).

Key Scheduling

Key Scheduling is done by using 2 levels of DRAMs. The first level of DRAMs store the original key where as the second level stores the key after the g multiplication. The address of the second level DRAMs are H permuted.
Figure 5.9: Optimized Datapath Design of Joltik-BC
5.5.2 Optimized Datapath for Lightweight Implementation

The datapath is designed to optimize the area. Figure 5.10 shows the design. The changes made to the fullwidth datapath are mentioned below:

At the Input Side

- The register \( \text{Regc} \) which stores the checksum is replaced with a DRAM.
- The width of \( \text{mux_din} \) is changed from 64-bit to 4-bit.
- As the datapath size of Joltik-BC is 4-bit and the inputs are 16 bits wide, three 4-bit registers \( R1,R2,R3 \) are used to store the nibbles and a 4-bit \( 4 \times 1 \) multiplexer \( (M4) \) is used to select between the nibbles.
- An additional 4-bit \( 4 \times 1 \) multiplexer \( (M5) \) is used to select between key, IV, state string, and counter.

At the Output Side

- Three 4-bit registers \( R4,R5,R6 \) are used to store the encrypted nibble and concatenate the outputs to get a 16-bit output.
- The register \( \text{Rega} \) is replaced with a \( 16 \times 4 \) DRAM \( (\text{DRAM2}) \).
- As the interface has a single output port an additional multiplexer \( (M6) \) is added to select between tag and ciphertext.

5.5.3 Controller Design

The toplevel flow of the controller for lightweight Joltik design is shown in figure 5.11. The flow is similar to that of the fullwidth design but the signals that controller check are different. Upon reset the controller enters into the Reset state where in all the registers are reset. The controller stays in the “wait” state until the key is ready which means it waits until the “sdi_valid” and “pdi_valid” signal is high because we need to have IV before generating subtweakeys. In the “wait” state if the “get_key” is high then the subtweakey generation takes place if not the IV is processed directly. As in the lightweight interface, the public data comes on a single bus, the signal “pdi_type” is used
All buses are 4-bit wide unless indicated.

Figure 5.10: Lightweight Datapath Design of Joltik
to distinguish between the type of data coming in. The end of type signal “eot” is checked while processing each type of data. Once the encryption/decryption is completed the controller checks for the “last_word_in” signal and if this signal is high the next process is to generate the tag.

The top level architecture of the controller is shown in figure 5.12. When compared to the fullwidth design, the lightweight design has larger number of registers and multiplexers. The signals that are exchanged between the controller and the datapath are shown. All the enable signals and select signals are given to the datapath based on the operation required to be performed.
Figure 5.12: Toplevel Structure of Joltik
Chapter 6: ACORN: A Lightweight Authenticated Cipher

The last candidate we implemented is ACORN. In this chapter we first explain the functions that build the structure for ACORN. Later, we discuss the hardware implementation of ACORN.

6.1 Introduction

6.1.1 Features

ACORN is a bit-wise authenticated cipher [50] which means, one bit of message is processed in one step there by benefiting the lightweight hardware. It allows parallel computation, so high speed hardware and software implementation is possible. The hardware cost of ACORN is low and is very efficient. The length of message and data is not needed in ACORN which means it has a fixed padding and doesn’t need padding to a multiple of block size. This reduces the cost of hardware.

6.1.2 Functions Used in ACORN

Boolean functions

There are two boolean functions \( \text{maj}(x, y, z) \) and \( ch(x, y, z) \) explained in figure 6.1

![Figure 6.1: Boolean Functions of ACORN](image)
Keystream Generation Function (KSG)

This function is used to generate a keystream bit at every step of ACORN. It takes the 293-bit state \( S \) as input and gives a single keystream bit as output. Figure 6.2 shows the operation of KSG function.

Feedback Bit Generation (FBK) Function

The FBK function takes the present state \( S_i \) and control bits \( C_a, C_b \) as inputs and returns feedback bit \( f_i \) as the output at each step of the operation. Figure 6.3 shows the operation of FBK.
State Update128 Function

The state update function takes present state \((S_i)\), data bit \((m_i)\) and control bits \((C_a, C_b)\) as inputs and generates the next state \((S_{i+1})\) as the output. Figure 6.4 shows the block diagram of stateupdate128 function.

![Figure 6.4: Block Diagram of State Update Function](image)

The feedback bit \((f_i)\) is generated by using the FBK function. This feedback bit is then XORed with databit \((m_i)\) to generate the 293rd bit of the next state. Figure 6.5 shows the operation of state update function.

![Figure 6.5: State Update Function](image)
6.2 Encryption and Decryption

6.2.1 The Initialization

The initialization step includes loading of Initialization Vector (IV) and key (K) into the state and updating the state 1792 times. The initial state is set to an empty string of 293 bits. The inputs to the state update function during initialization are tabulated in table 6.1.

Table 6.1: Message and Control Bits in Initialization Process

<table>
<thead>
<tr>
<th>i</th>
<th>-1792 to -1665</th>
<th>-1664 to -1537</th>
<th>-1536</th>
<th>-1535 to 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>m</td>
<td>K_i</td>
<td>IV_i</td>
<td>K_0 ⊕ 1</td>
<td>K_1 mod 128</td>
</tr>
<tr>
<td>C_a</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>C_b</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

6.2.2 Processing the Associated Data

This step follows after the initialization step and uses the associated data to update the state. Even when there is no associated data the state is updated 256 times. The inputs to the state update function for processing associated data are show in table 6.2.

Table 6.2: Message and Control Bits for Processing Associated Data

<table>
<thead>
<tr>
<th>i</th>
<th>0 to aden-1</th>
<th>aden</th>
<th>aden+1 to aden+127</th>
<th>aden+128 to 255</th>
</tr>
</thead>
<tbody>
<tr>
<td>m</td>
<td>AD_i</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>C_a</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>C_b</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

6.2.3 The Encryption

At each step of the encryption a plaintext bit is used for updating the state and producing the ciphertext bit. The inputs to the state update function in this step are shown in 6.3.
### Table 6.3: Message and Control Bits for Encryption

<table>
<thead>
<tr>
<th>i</th>
<th>adlen+256 to adlen+256+msglen-1</th>
<th>adlen+256+msglen</th>
<th>adlen+256+msglen+1 to adlen+383+msglen</th>
<th>adlen+384+msglen to adlen+511+msglen</th>
</tr>
</thead>
<tbody>
<tr>
<td>m</td>
<td>message,</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>C_a</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>C_b</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

After updating the state, a keystream is generated over the state using KSG128 function and ciphertext bit \(c_i\) is produced by XORing plaintext bit \(p_i\) with a keystream bit

\[ c_i = p_i \oplus KSG128(S_i) \]

#### 6.2.4 The Finalization

This step is used for generating the authentication tag bit \(T\). In this step the state is updated 512 times. The inputs to the state update function at this stage are tabulated in [6.4]

### Table 6.4: Message and Control Bits for the Finalization

<table>
<thead>
<tr>
<th>i</th>
<th>adlen+msglen+212 to adlen+pclen+1279</th>
</tr>
</thead>
<tbody>
<tr>
<td>m</td>
<td>0</td>
</tr>
<tr>
<td>C_a</td>
<td>1</td>
</tr>
<tr>
<td>C_b</td>
<td>1</td>
</tr>
</tbody>
</table>

After the state update, keystream bits are produced by running the KSG128 function over the state. The tag is generated by concatenating the last \(t\) bits of the keystream, where \(t\) is the length of the tag.

\[ ks_i = KSG128(S_i) \]

\[ \text{Tag}(T) = ks_{adlen+msglen+1535-t+1} || ks_{adlen+msglen+1535-t+2} || \cdots || ks_{adlen+msglen+1535-t+t} \]
6.2.5 Decryption and Verification

Decryption and verification are similar to that of encryption and tag generation. If the verification of the tag fails, the ciphertext and the new tag are not given as output.

6.3 Fullwidth Implementation

The implementation of ACORN is simple when compared to the other two candidates as it is based on a stream cipher. The design is wrapped around the stateupdate128 (6.1.2) function.

6.3.1 Datapath Design

The design is 8-bit wide, but the inputs from the interface are 128 bit wide so we use three parallel in serial out shift registers to load the 128 bit inputs in parallel and shift 8 bits at a time serially. The design also has two cascaded 8-bit multiplexers, a 2×1 multiplexer to select between key and iv and a 4×1 multiplexer which selects between block data input (Message/Associated Data), key/IV, “0” and “1”. The output of the multiplexer is then split into eight single bits and then given as the input message bit to eight stateupdate128 functions (explained earlier in 6.1.2). Using 8 state update functions will pipeline the design. The stateupdate function also takes control bits $C_a$ and $C_b$ as inputs. The value of these control bits can be either 0 or 1 depending on the operation. Additionally a 293-bit register (Reg state) is used to store the next state. The output of state update functions is given as input to the next which is then given as the input to produce the further next state. The present state of every state update function is also given as input to 8 KSG128 functions (explained earlier in 6.1.2) to generate the key stream bit, which then combined together to get a keystream byte. The key stream byte is sent serially into a Serial-In-Parallel-Out(SIPO) shift register and given as 128-bit tag output. The output of SIPO is then XORed with the plaintext to give the 128-bit ciphertext. Figure 6.6 shows the datapath design of ACORN.
6.3.2 Design of Control Logic

The controller of ACORN has separate states for loading and processing the data. Figure 6.7 shows the top level state machine of fullwidth Acorn design. Upon reset the controller stays in the reset state. Then the state is changed to wait state and in this state the controller waits until the data is given as input and this is indicated by turning the ready signal to high. Next comes the initialization process which involves loading of key and IV into the data bit. This operation is performed by maintaining a count ("init_count") which counts up to 224 which is the number of...
bytes needed complete the initialization process are 224. Therefore the initialization process takes 224 clock cycles in total. Once the counter reaches more than 224 then the controller checks for “bdi\_ready” and “bdi\_ad” signals. If “bdi\_ad” is high then the next state is processing associated data if not plaintext/ciphertext is processed. In these two states new counters which counts the number of bytes of associated data (“ad\_count”) and plaintext/ciphertext (“bdi\_count”) are initialized. For our design we have taken the length of associated data and plaintext as 128. The controller waits in these state until the internal state is updated after loading the associated data and plaintext. Both the processes needs 48 bytes to be loaded into the data bit of state update function. Therefore these two states takes 48 clock cycles each. Once the corresponding counter reaches its limit then the controller comes out of that particular state. After Encryption/Decryption is done then the next process is finalization, in which tag generation and validation is done. In order to generate the tag the data bit has to be loaded with 768 0s. So, the controller waits for 96 clock cycles in the tag generation process. This process is handled by using a separate counter “tag\_count”. The controller waits inside the finalization state until this counter reaches upto 96. After finalization process the controller goes back to the wait state.
Figure 6.7: Toplevel State Machine of ACORN

Figure 6.8 shows the Toplevel design of ACORN. There are very few signals exchanged between the controller and datapath as compared to the other candidates. The shift signals “sh_key”, “sh_iv” and “sh_bdi” are used as the load signals for their respective PISOs. The select signals “sel_a” and “sel_b” are used to select the control bits ca and cb. The enable signal “en_S” is given as input to the register that stores the state. The signals must be enabled as per the operation that needs to be performed. This process is maintained by counters that counts until the process is done. For example, during initialization process the key and nonce must be loaded into the data bit \( m_i \), and the multiplexer has to select the data input accordingly, for this to happen the select signals and enable signals are maintained until the length of the key (128) and nonce (128) is counted by
using two separate counters for key and nonce. After loading the key and nonce, the process requires loading of a “1” and 15 “0”s into the message bit, this is done by counting the counter until 1535 and setting the select signals and enable signals as needed. Similarly associated data and plaintext are processed by using counters that count up to the length of associated data and plaintext respectively. Inside the controller different states are maintained to process the specific segment of the data.

6.4 Lightweight Implementation

6.4.1 Datapath Design

The design is shown in the Figure 6.8.
The changes made for optimizing the datapath for our lightweight design are listed below:

- The width of the datapath is now changed to a single bit so the PISOs are now designed such that they output single bit at a time.

- A single stateupdate function and KSG128 function are used instead of eight.

- The size of the muxes is changed to a single bit.
6.4.2 Control Logic Design

Figure 6.10 shows the top level state machine of our lightweight ACORN design. The flow of the controller is similar to that of the fullwidth design.

Figure 6.10: Toplevel State Machine of our ACORN Lightweight Design

The controller of the optimized design is designed in the same way as of the fullwidth except that the counters are longer. Hence it takes more clock cycles as compared to the fullwidth design. as we load one bit at a time. The counters are 8 times bigger when compared to those of the fullwidth design. Figure 6.11 shows the top level architecture of the lightweight design of ACORN. The toplevel structure of lightweight design remains same as that of the fullwidth design.
Figure 6.11: Toplevel Structure of ACORN our Lightweight Design
Chapter 7: Performance Evaluation

The results for hardware implementation of selected authentication techniques are tabulated in this chapter. Area utilization and timing results are provided for FPGA implementations.

7.1 Our Implementation Results

7.1.1 Throughput Computations

The parameters that will be used for throughput computations are tabulated in table 7.1.

Table 7.1: Notations

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>(lm_1)</td>
<td>Loading first block message</td>
</tr>
<tr>
<td>(lm)</td>
<td>Loading subsequent blocks of message</td>
</tr>
<tr>
<td>(lad_1)</td>
<td>Loading first block of associated data</td>
</tr>
<tr>
<td>(lad)</td>
<td>Loading subsequent blocks of associated data</td>
</tr>
<tr>
<td>(lk)</td>
<td>Loading key</td>
</tr>
<tr>
<td>(ln)</td>
<td>Loading nonce or initialization vector</td>
</tr>
<tr>
<td>(ik)</td>
<td>Initialization of key</td>
</tr>
<tr>
<td>(i)</td>
<td>Initialization (does not involve key or iv)</td>
</tr>
<tr>
<td>(in)</td>
<td>Initialization of nonce or iv</td>
</tr>
<tr>
<td>(pm)</td>
<td>Processing message</td>
</tr>
<tr>
<td>(pad)</td>
<td>Processing associated data</td>
</tr>
<tr>
<td>(z)</td>
<td>Finalization</td>
</tr>
<tr>
<td>(oc)</td>
<td>Output block of ciphertext</td>
</tr>
<tr>
<td>(ot)</td>
<td>Output tag</td>
</tr>
</tbody>
</table>

The resultant formula for the number of clock cycles for encrypting \(N\) message blocks and authenticating \(A\) associated data blocks.

\[
\text{clk}_\text{cycles}(N,A) = i + ik + in + lm_1 + lad_1 + lm \cdot (N-1) + lad \cdot (A-1) + pm \cdot (N) + pad \cdot (A) + z + oc \cdot (N) + ot
\]
The formula can be simplified as below

\[
\text{clk\_cycles}(N, A) = i + ik + in + lm_{1} + lad_{1} - lm - lad + ot + z + (lm + oc + pm) \cdot (N) + (lad + pad) \cdot (A) \quad (7.1)
\]

Throughput is defined as the number of bits processed per unit of time. We can derive the formula for throughput of encryption/decryption for long messages from (7.1). For very long messages, we can neglect the initialization part so the resultant formula is:

\[
\text{Throughput}_{\text{ENC/DEC}} = \frac{b}{(\text{clk\_cycles}(N + 1, 0) - \text{clk\_cycles}(N, 0)) \cdot T} \text{Bits/sec.} \quad (7.2)
\]

where, b is the block size of the algorithm and T is the clock period. In the similar way, the throughput of authentication can formulated as below:

\[
\text{Throughput}_{\text{AUTH}} = \frac{b}{(\text{clk\_cycles}(0, A + 1) - \text{clk\_cycles}(0, A)) \cdot T} \text{Bits/sec} \quad (7.3)
\]

Throughput formulae of our implementations of CAESAR candidates is shown in (7.2)

Table 7.2: Throughput formulae for our implementations of CAESAR candidates

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Design Type</th>
<th>Block Size (bits)</th>
<th>Throughput\text{AUTH} \quad \frac{b}{(lad + pad) \cdot T}</th>
<th>Throughput\text{ENC/DEC} \quad \frac{b}{(lm + pm + oc) \cdot T}</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACORN</td>
<td>Fullwidth</td>
<td>1</td>
<td>\frac{1}{(0+48)} \cdot T</td>
<td>\frac{1}{(0+80+16)} \cdot T</td>
</tr>
<tr>
<td>ACORN</td>
<td>Lightweight</td>
<td>1</td>
<td>\frac{1}{(0+384)} \cdot T</td>
<td>\frac{1}{(0+640+128)} \cdot T</td>
</tr>
<tr>
<td>SILC</td>
<td>Fullwidth</td>
<td>128</td>
<td>\frac{128}{(1+10)} \cdot T</td>
<td>\frac{128}{(1+10+1)} \cdot T</td>
</tr>
<tr>
<td>SILC</td>
<td>Lightweight</td>
<td>8</td>
<td>\frac{8}{(1+10)} \cdot T</td>
<td>\frac{8}{(1+10+1)} \cdot T</td>
</tr>
<tr>
<td>Joltik</td>
<td>Fullwidth</td>
<td>64</td>
<td>\frac{64}{(1+32)} \cdot T</td>
<td>\frac{64}{(1+32+1)} \cdot T</td>
</tr>
<tr>
<td>Joltik</td>
<td>Lightweight</td>
<td>4</td>
<td>\frac{4}{(1+32)} \cdot T</td>
<td>\frac{4}{(1+32+1)} \cdot T</td>
</tr>
</tbody>
</table>

7.1.2 Resource Utilization

Devices from the Xilinx Spartan-6 and Artix-7 families of FPGAs were targeted for all implementations. The complete resource utilization results of our implementations of all the three candidates are tabulated in (7.3)
Table 7.3: Resource Utilization

<table>
<thead>
<tr>
<th>Candidate</th>
<th>Type</th>
<th>Block Size</th>
<th>Slices</th>
<th>LUTs</th>
<th>FlipFlops</th>
<th>BlockRAMs</th>
<th>Delay (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>(Bits)</td>
<td>(Area)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spartan-6</td>
<td>Artix-7</td>
<td>150 171 402</td>
<td>390</td>
<td>386 396</td>
<td>0</td>
<td>7.219</td>
<td>3.677</td>
</tr>
<tr>
<td>Artix-7</td>
<td>Artix-7</td>
<td>110 148 286</td>
<td>280</td>
<td>280 289</td>
<td>0</td>
<td>4.402</td>
<td>4.998</td>
</tr>
<tr>
<td>Spartan-6</td>
<td>Artix-7</td>
<td>128 650 1701</td>
<td>1348</td>
<td>1774 1729</td>
<td>0</td>
<td>5.739</td>
<td>4.737</td>
</tr>
<tr>
<td>Artix-7</td>
<td>Artix-7</td>
<td>8 250 274</td>
<td>355</td>
<td>166 142</td>
<td>0</td>
<td>7.177</td>
<td>5.246</td>
</tr>
<tr>
<td>Spartan-6</td>
<td>Artix-7</td>
<td>64 787 2641</td>
<td>2901</td>
<td>3275 3177</td>
<td>0</td>
<td>7.360</td>
<td>5.115</td>
</tr>
<tr>
<td>Artix-7</td>
<td>Artix-7</td>
<td>4 354 705</td>
<td>715</td>
<td>802 852</td>
<td>0</td>
<td>9.32</td>
<td>7.563</td>
</tr>
</tbody>
</table>

7.1.3 Throughput/Area

Table 7.4 shows the throughput / area calculations of all the implementations.

Table 7.4: Throughput Results of Our Implementations

<table>
<thead>
<tr>
<th>Design Type</th>
<th>Fullwidth</th>
<th>Lightweight</th>
</tr>
</thead>
<tbody>
<tr>
<td>Algorithm</td>
<td>Throughput (Mbps)</td>
<td>Throughput (Mbps)</td>
</tr>
<tr>
<td>ACORN</td>
<td>7.66</td>
<td>0.06</td>
</tr>
<tr>
<td>SILC</td>
<td>2527.5</td>
<td>3.83</td>
</tr>
<tr>
<td>Joltik</td>
<td>260.2</td>
<td>0.3</td>
</tr>
</tbody>
</table>

7.2 Analysis of the Results

This section covers the analysis of the results obtained.

7.2.1 Area

Of the 3 candidates ACORN uses fewer number of slices as the design is very small when compared to the other candidates. The lightweight version of all the candidates uses fewer number of slices when compared to their respective high speed versions. Figure 7.1 shows the bargraph that compares the number of slices utilized on Spartan6 7.1a and Artix7 7.2b.
7.2.2 Throughput/Area

Of the 3 candidates SILC has the best throughput/area ratio as it uses fewer number of clockcycles and considerable number of slices. Figure 7.1 shows the bargraph that compares throughput/area ratios of Spartan6 7.2a and Artix7 7.2.
Figure 7.2: Comparison of Throughput/Area

7.3 Comparison with Other Published Results

Our implementation results are compared with other candidate implementations.
7.3.1 Fullwidth Designs

The area utilized by our fullwidth implementations is compared with other CAESAR candidate implementation results published in ATHENa results database [1]. These comparisons are for Virtex6 family. The comparisons are listed in table 7.5

<table>
<thead>
<tr>
<th>Candidate</th>
<th>Area [Slices]</th>
<th>Throughput [Mbps]</th>
<th>TP/Area [Mbps/slice]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Related work</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Joltik</td>
<td>582</td>
<td>343</td>
<td>0.590</td>
</tr>
<tr>
<td>Ascon</td>
<td>595</td>
<td>3,235</td>
<td>5.437</td>
</tr>
<tr>
<td>AES-GCM</td>
<td>999</td>
<td>3,231</td>
<td>3.234</td>
</tr>
<tr>
<td>Deoxys</td>
<td>1,165</td>
<td>1,166</td>
<td>1.001</td>
</tr>
<tr>
<td>CLOC</td>
<td>1,290</td>
<td>2,709</td>
<td>2.10</td>
</tr>
<tr>
<td>OCB</td>
<td>1,418</td>
<td>2,566</td>
<td>1.81</td>
</tr>
<tr>
<td>ICEPOLE</td>
<td>2,336</td>
<td>37,480</td>
<td>17.819</td>
</tr>
<tr>
<td>Our work</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Joltik</td>
<td>884</td>
<td>453</td>
<td>0.512</td>
</tr>
<tr>
<td>ACORN</td>
<td>294</td>
<td>301</td>
<td>0.103</td>
</tr>
<tr>
<td>SILC</td>
<td>512</td>
<td>2,779</td>
<td>5.427</td>
</tr>
</tbody>
</table>

Out of all the candidates implemented ICEPOLE has highest throughput and TP/Area as it is permutation based and uses fewer number of clock cycles. Our Joltik implementation used larger number of slices than that of their implementation but the throughput/area ratio is close. ACORN has the lowest throughput of all the candidates that we compared as it is bit wise. ACORN is the only stream cipher based design of all the candidates listed above. Our SILC has considerably good throughput and throughput/area ratio when compared to other implementations.

7.3.2 Lightweight Designs

Our lightweight designs are compared with lightweight design implementation by Pansayya Yalla [52]. These comparisons are for Artix-7 FPGA family.
Table 7.6: Lightweight Design Implementation Results Comparison

<table>
<thead>
<tr>
<th>Design</th>
<th>Area [Slices]</th>
<th>Throughput [Mbps]</th>
<th>TP/Area [Mbps/slice]</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Related work</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AES-GCM</td>
<td>548</td>
<td>630</td>
<td>0.115</td>
</tr>
<tr>
<td>Keyak</td>
<td>260</td>
<td>136</td>
<td>1.231</td>
</tr>
<tr>
<td><strong>Our work</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Joltik</td>
<td>354</td>
<td>15.5</td>
<td>0.044</td>
</tr>
<tr>
<td>ACORN</td>
<td>110</td>
<td>2.55</td>
<td>0.023</td>
</tr>
<tr>
<td>SILC</td>
<td>274</td>
<td>13.86</td>
<td>0.05</td>
</tr>
</tbody>
</table>

AES-GCM and Keyak has reasonably better TP/Area when compared to our implementations. We think the reason for this is that our candidate implementation takes more clock cycles when compared to other lightweight implementations.
Chapter 8: Conclusion

In this final chapter, we summarize the work accomplished and our results obtained and we also state our conclusion about the implemented CAESAR candidates.

8.1 Work Accomplished

Our work first started with characterizing the CAESAR Round 1 submissions under different features. Then we chose 3 candidates that fall into three different categories. We first started with the fullwidth designs of these 3 algorithms and later optimized them. All the 3 algorithms were successfully implemented and verified using post place and route simulation.

8.2 Ranking of Our Implementations

The amount of area used by the 3 candidates can ranked as below:

1. ACORN.
2. SILC.

Of all the 3 candidates ACORN uses least area as the size of the datapath is very low when compared to the SILC and Joltik. Between Joltik and SILC, SILC uses less number of resources as the size of the key is less and the design is very simple as it is built on just AES-Enc. Where as Joltik uses a tweakable block cipher as the base and it uses 192 bit tweakey. Processing of key in Joltik-BC takes more area when compared to AES. With respect to throughput/area our implementations can be ranked as below

1. SILC
2. Joltik
3. ACORN

Although ACORN uses least area of all the 3 implementations it has very less throughput as it a stream cipher based algorithm and so all the operations are bitwise. SILC has the highest throughput/area ratio of all the 3 candidates.
Bibliography
Bibliography


[16] Nilanjan Datta and Mridul Nandi. ELmDv1.0. Submission to CAESAR(Round1), March 2014.


[26] HOSSEINI, Hossein and KHAZAEI, Shahram. CBA mode (v1-1). Submission to CAESAR(Round1), March 2014.


[33] Jean-Philippe, Aumasson Philipp, and Jovanovic Samuel Neves. NORX. Submission to CAESAR(Round1), March 2014.

[34] Elif Bilge Kavun, Martin M. Lauridsen, Gregor Leander Christian Rechberger, Peter Schwabe, and Tolga Yalçın. PROStv1. Submission to CAESAR(Round1), March 2014.
[38] Daniel Penazzi Miguel Montes. AES-CPFB v1. Submission to CAESAR(Round1), March 2015.
[51] Hongjun Wu and Tao Huang. The authenticated cipher MORUS (v1). Submission to CAESAR(Round1), March 2014.
[53] Bin Zhang, Zhengqing Shi, Chao Xu, Yuan Yao, and Zhenqi Li. Sablier v1. Submission to CAESAR(Round1), March 2014.
Curriculum Vitae

Upendarreddy Mamidi was born on January 10th, 1992 in Hyderabad, India. He received his Bachelor of Technology degree from Vellore Institute of Technology, Tamilnadu, India in 2013. He started working towards his master's degree in George Mason University from August, 2013. He was involved in teaching various undergraduate courses at George Mason University as a teaching assistant. He is a research student at Cryptographic Engineering Research Group (CERG) with interest in Light weight implementations of Authenticated Encryption schemes.