

NOVEL MOLECULAR MEMORY ON SI AND TWO-DIMENSIONAL MATERIALS

by

Kai Jiang
A Dissertation
Submitted to the
Graduate Faculty
Of
George Mason University
in Partial Fulfillment of
The Requirements for the Degree
Of
Doctor of Philosophy
Electrical and Computer Engineering

Committee:

_____	Dr. Qiliang Li, Dissertation Director
_____	Dr. Dimitris E. Ioannou, Committee
	Member
_____	Dr. Rao V. Mulpuri, Committee Member
_____	Dr. Sujitra J. Pookpanratana, Committee
	Member
_____	Dr. Patrick Vora, Committee Member
_____	Dr. Monson H. Hayes, Department Chair
_____	Dr. Kenneth S. Ball, Dean, Volgenau School
	of Engineering

Date: _____	Spring Semester 2019
	George Mason University
	Fairfax, VA

Novel Molecular Memory on Si and Two-Dimensional Materials

A Dissertation submitted in partial fulfillment of the requirements for the degree of
Doctor of Philosophy at George Mason University

by

Kai Jiang
Master of Materials Science
Nanjing University, 2015
Bachelor of Materials Science
Central South University, 2012

Director: Qiliang Li, Professor
Department of Electrical and Computer Engineering

Spring Semester 2019
George Mason University
Fairfax, VA

Copyright 2019 Kai Jiang
All Rights Reserved

Acknowledgement

First of all, I would like to thank my research advisor, Prof. Qiliang Li, for his guidance and support during my graduate studies at George Mason University. His solid background in semiconductor device physics and open-minded research vision have a great impact on me. I sincerely appreciate the time and support that Prof. Li has committed to the achievement of this work.

I very much appreciate Dr. Sujitra J. Pookpanratana and Dr. Curt A. Richter for their helpful advice and great support during the whole period of my research at NIST. This work would not have been possible without their generous mentoring.

My special thanks to Prof. Dimitris E. Ioannou, Prof. Rao V. Mulpuri and Prof. Patrick Vora for the valuable knowledge I learned from them during the graduate studies, and for accepting to be part of my doctoral committee.

I would like to extend my thanks to my colleagues in NIST and GMU, Dr. Christina Hacker, Dr Siyuan Zhang, Dr. Lin You, Oleg Kirillov, Dr. Son Le, Dr Brent. A Sperling, Sheng Yu, Kwesi Eshun, Chen Shi, Zhenyi Ye for their help, support and friendship.

Finally, I wish to express my deepest thanks to my family, for their love, patience and life-time support.

Table of Contents

	Page
List of Tables	vi
List of Figures	vii
Abstract	vii
Chapter 1 Introduction	1
1.1 The development of CMOS scaling and Impact on Memory	1
1.2 Flash memory technology	4
1.3 Beyond the floating gate structure	8
1.4 Overview of dissertation	14
Chapter 2 Fabrication, Operation and Characterization of Molecular Memory	16
2.1 Introduction	16
2.2 Recent development of molecular memory.	17
2.3 Fabrication of Si based redox-active molecular flash memory	26
2.4 Fabrication of 2-D material based molecular memory	30
2.4 Physical and electrical characterization	32
Chapter 3 Redox-active Molecular Memory Based on Si	34
3.1 Introduction	34
3.2 Experimental details	36
3.3 Physical and electrical measurement for molecule attachment	40
3.4 Molecular memory characterization	44
3.5 Summary	52
Chapter 4 Process Variation Control	53
4.1 molecular attachment control	53
4.2 Dielectric layer control	54
Chapter 5 Redox-Active Molecular Memory on Two-Dimensional Materials	57
5.1 Introduction	57
5.2 Experiment details	61
5.3 Exfoliated MoS ₂ and molecule attachment characterization	65
5.4 Characterization of molecular memory on monolayer MoS ₂	68
5.5 Summary	75
Chapter 6 Conclusion and Future Work	77
6.1 Conclusion	77

6.2 Future work..... 78

List of Tables

	page
Table 1. Performance comparison of different non-volatile memory	4

List of Figures

	Page
Figure 1 Illustration of a floating-gate Flash memory cell	5
Figure 2 NOR and NAND Flash architecture	6
Figure 3 Schematic of 3-D flash architecture	8
Figure 4 Schematic picture of Strees-induced leakage current (SILC)	9
Figure 5 Schematic plot of a SONOS memory cell	11
Figure 6 Atomic force microscopy image of a nanoscale cross-point molecular switching device	18
Figure 7 structure of a pentacene organic FET	20
Figure 8 Schematic of electrolyte-molecule -Si capacitor structure and corresponding equivalent circuit	22
Figure 9 Schematic of α -ferrocenylethanol molecular memory structure and the excellent endurance property	25
Figure 10 Illustration of molecule attachment process	28
Figure 11 Capacitor memory device fabrication flow	30
Figure 12 Illustration of attachment process on MoS ₂	32
Figure 13 The molecule structure of Redox-active Ru molecule and the aliphatic AUS .	37
Figure 14 Schematic of the MAROS capacitor structure	39
Figure 15 CyV of the EMOS capapictor at 10mV/s sweep rate.	41
Figure 16 XPS measurement of (left) samples with Ru molecule attached on SiO ₂ surface, and(right) sample before “click” reaction.	42
Figure 17 AFM image of (left)Bare Si, (middle)substrate with AUS and (right)Ru molecular SAM on Substrate	43
Figure 18 C-V measurements of memory devices with Ru attached structure.....	44
Figure 19 C-V measurements of memory devices with (left) only AUS linkage and (right) with no molecule	45
Figure 20 ΔV_{FB} of these 3 structures as a function of P/E voltage with pulse width= 2ms	47
Figure 21 Schematic band diagram of Ru molecular memory structure	48
Figure 22 Response speed characteristic of Ru molecular memory device.....	49
Figure 23 Endurance characteristics of Ru molecular memory devices under P/E pulse at $V_G = \pm 10$ V with 1 ms pulse width	49
Figure 24 Retention Characteristic of Ru molecular memory at room temperature.....	50
Figure 25 distribution of RTO oxide thickness	55

Figure 26 Schematic view of MoS ₂ monolayer transistor	58
Figure 27 schematic view of memory device based on monolayer MoS ₂	59
Figure 28 Histogram of flake areas for tape-exfoliated vs. Au-exfoliated MoS ₂	61
Figure 29 molecule structure of 11-(Ferrocenyl)undecanethiol	62
Figure 30 schematic illustration of the Au exfoliation process.....	63
Figure 31 Optical microscope images of (left) a large monolayer MoS ₂ , (right) patterned MoS ₂ stripe and (bottom) MoS ₂ with electrode	64
Figure 32 Raman spectra measurement on MoS ₂ samples with different layer number ..	66
Figure 33 Microscope image of MoS ₂ flake contain different layer number and corresponding Raman peak mapping, the color reflects the peak position difference.	67
Figure 34 XPS of the samples with 11-(Ferrocenyl)undecanethiol attached on MoS ₂ and Bare MoS ₂ before attachment	68
Figure 35 schematic of a MoS ₂ based Fe molecular memory cell based on monolayer MoS ₂ channel	69
Figure 36 Output characteristic of MoS ₂ based Fe molecular memory with V _{GS} varies from 0V to 12V, with step of 1V.	70
Figure 37 Transfer characteristics of MoS ₂ based Fe molecular memory with V _{DS} =100 mV.....	70
Figure 38 P/E switch characterization of MoS ₂ based Fe molecular memory	71
Figure 39 Retention characterization of MoS ₂ based Fe molecular memory	73
Figure 40 Endurance property of MoS ₂ based Fe molecular memory.....	74

Abstract

NOVEL MOLECULAR MEMORY ON SI AND TWO-DIMENSIONAL MATERIALS

Kai Jiang, Ph.D.

George Mason University, 2019

Dissertation Director: Dr. Qiliang Li

The dimensional scaling down of microelectronics to further increase the storage ability and density is confronting the fundamental and physical limit. The performance of high density, low power consumption non-volatile memory as the important part in portable electronic devices like cellphone, tablet and laptop will have a drastic impact on these devices. Molecular electronic technology has attracted much attention due to its nanoscale features, flexibly tunable properties and tremendous application prospects, etc. Replacing the currently used traditional flash memory with high-performance Flash-based molecular non-volatile memory for further scaling down, will be an effective method for increasing storage density and stability.

In this study, we introduce the development of molecular electronics in the application of non-volatile memory. Recently, solid-state non-volatile memory devices based on redox-active molecules have been reported, exhibiting fast speed, low operation voltage,

excellent endurance and multi-bit storage, outperforming the conventional floating-gate flash memory. I have fabricated and characterized a kind of Flash-like Ru molecular memory devices. This Ru molecular exhibit excellent memory window under high-frequency CV measurement. The programming and erasing response speed are also suitable for Flash memory applications. The stability of our molecular memory devices is demonstrated by endurance characterization for more than 10^5 cycles. The charge storage in these molecular memory devices is basically derived from the intrinsic redox processes lead by a sweeping gate voltage bias. Compare with the traditional flash memory, the intrinsic redox and the stable molecular properties lead to a very reliable and high-density charge storage ability.

Two-dimensional materials, especially layered transition metal dichalcogenides (TMDCs), such as molybdenum disulfide (MoS_2) and tungsten diselenide (WSe_2) have recently become superstar materials as nanomaterials for future flexible, portable and high-performance electronic devices due to their excellent physical, electrical and mechanical properties. We have developed approaches of redox-active molecule attachment on 2-dimensional materials. Redox-active molecular memory based on 2-dimensional materials have been fabricated and measured. Our finding about redox-active molecule provides many opportunities for novel non-volatile memory applications.

Chapter 1 Introduction

1.1 The development of CMOS scaling and Impact on Memory

The scaling of Metal-Oxide-Semiconductor field-effect transistor (MOSFET) will continue with the new emerging technologies to extend Complementary Metal-Oxide-Semiconductor (CMOS) beyond 22-nm technology node have been proposed by the 2013 International Technology Roadmap for Semiconductors (ITRS) [1]. However, the conventional path of scaling planar CMOS will face significant challenges set by performance and power consumption requirements. Dennard et al. set forth the trend of CMOS scaling has deviated from the prediction of Moore and the scaling rules due to technical and physical limitation in recent years [2, 3]. System scaling enabled by Moore's scaling is more and more challenged with the scarcity of resources such as power and interconnect bandwidth. Particularly due to the development of cloud, seamless interaction of big-data and instant data have become a necessity [4]. 5-nm node where the lithography scale approaches a few times of atom diameter will probably be the stop point of future CMOS scaling [5-7]. Scaling limitation of thin gate oxide, channel length modulation and system series resistance have become a growing concern about maintaining density, speed, reliability and power dissipation despite the introduction of high-k materials.

Different approaches toward CMOS scaling challenge has been proposed and reported. For example, process based on silicon-on-insulator (SOI) structure, 3-D FET structure and

SiGe BiCMOS technology are considered as effective method to avoid the doping, carrier transportation and series resistance scaling. [8-12]

High-performance, low energy cost and reliable systems built on CMOS architecture are still pursuing driven by development of big-data and instant data [13]. Despite the slow down of CMOS logic device scaling, semiconductor industry growth explosively in this decade. The richness of proposed new materials and novel structures provide opportunities for future semiconductor device applications. DNA methodology, single electron devices, molecular electronics and quantum computing are considered as promising new technologies which receive more and more attention both in industrial and academic research.

Memory device is an essential component in many of these electronic devices for data processing, storage, and communication. With the development of IT technology, Huge market demand has been created for high performance semiconductor devices for future applications in memory and emerging portable/wearable electronic devices. Solid-state mass storage occupies a growth portion of memory market, due to its compatibility with CMOS process technology, non-volatile keep the data without power supply and reliability in harsh environment without mechanical parts. Typically, non-volatile memory including these types of memory: ferroelectric random-access memory (FeRAM), Magnetic random-access memory (MRAM), resistive random-access memory (RRAM), phase-change random-access memory (PCRAM), and Flash memory [14-17]. They have been well developed and investigated during these decades.

Non-volatile memory is typically applied for the long-term storage task. Which

usually does not need extremely fast Program/Erase (P/E) speed or integration density. the non-volatile market is expected to gain momentum due to explosive development of portable, smart device and big-data centers. A variant of charge storage memory referred to as Flash memory is widely used in consumer electronic products such as cell phones and music players while NAND Flash-based solid-state disks (SSDs) are increasingly displacing hard disk drives as the primary storage device in laptops, desktops, and even data centers [18]. The industry is expected to gain momentum owing to increasing demand for high scalable, fast and economical memory solutions. With increasing data there is an increasing need to manage and store the data and information for future references. The growing demand for mass storage and universal storage devices is expected to favor market growth over the forecast period. High designing cost and stability in extreme environmental conditions is expected to hinder the growth over the next decades.

Emerging nonvolatile memory technologies such as magnetic random-access memory (MRAM), ferroelectric random-access memory (FeRAM), phase-change memory (PCRAM), resistive random-access memory (RRAM), and molecular flash-like memory, combine the speed of static random-access memory (SRAM), the density of dynamic random-access memory (DRAM), and the non-volatility of Flash memory and so become very attractive as another possibility for future memory architecture. Table 1.1 compares different mainstream non-volatile memory performance.

Table 1. Performance comparison of different non-volatile memory

	NAND Flash	PCRAM	FERAM	MRAM	RRAM
Structure	1T	1T1R	1T1C	1T1R	1T1R
Program voltage	>10V	<3V	1~3V	~2V	1V
Read voltage	2V	2V	~3V	1.5V	0.5V
Speed	ms	ns	ns	ns	ns
Retention	10 years	10 years	10 years	10 years	10 years
Endurance	10^5	10^9	10^{12}	10^{14}	10^5

From Table 1, we can find out that each of them has drawbacks and the best candidate for next-generation non-volatile memory technology is undetermined. As such, scientist and engineers have been devoting effort on emerging technologies aiming to go beyond physical limitations and potentially replace all or most of the existing semiconductor memory technologies [19-20].

1.2 Flash memory technology

All through the non-volatile memory candidates for primary storage, Flash memory is the most widely investigated and commercialized non-volatile memory. Flash memory market size is more than 30 billion dollars in fy2016 as a major part of total memory revenue [21]. Flash memory is a very successful industrial product due to its fast read times, good reliability and compatibility with CMOS process technology [22-23].




Figure 1 Illustration of a floating-gate Flash memory cell

Figure 1.1 shows the structure of a Flash memory cell. Also known as the floating gate memory, a Flash memory cell is composed by intercalate a floating gate inside the MOSFET gate oxide. The storage method of a Flash memory is trapping and de-trapping electrons in the floating gate, which is sandwiched by a relatively thick blocking oxide layer and a thin tunneling oxide, respectively. As the isolation by two nearby dielectric oxide, the stored electrons can remain for a long period. Flash memory was supposed to replace the Electrically erasable and programmable read-only memory (EEPROM) rapidly in every application at the end of 1980s. There are two main memory architecture of flash memory – NOR flash memory and NAND flash memory based on the way that the memory cells are organized. Two type memory architectures are illustrated in Figure 1.2.




Figure 2 NOR and NAND Flash architecture

Toshiba developed flash memory from EEPROM in the early 1980s and commercialized flash memory in 1984. First NAND flash memory technology was presented by Toshiba at IEEE international Electron Devices Meeting (IEDM) in 1987 and Intel introduced the first commercial NOR flash chip in 1988. In NAND flash memory, several memory cells (typically 8 cells) are connected in series similar to a NAND gate, by that NAND flash memory realized the reduction of memory cell area so that a lower bit cost could be achieved. In NOR flash memory, one end of each memory cell is connected to the source line and the other end directly to a bit line resembling a NOR gate. The advantage of NOR flash architecture is address lines are enough to map the entire memory range and gives real random access and short read times. But the memory cell size is larger

and the per bit cost is higher than NAND structure. Based on the cons and pros, NAND flash memory is mainly used for data storage application and NOR flash memory can be used in embedded systems.

In both NAND and NOR flash memory, the cells are organized into erase blocks. This strategy helps compromise the memory performance and fabrication cost. Also, flash memory is able to erase the stored information by entire blocks, lead to a very fast update speed comparing with EEPROM, which update its data by one byte at a time. Flash memory is considered as a preferable technology for many applications which required multi-time reading and writing of large numbers of data, for example, solid state drive and portable memory stick. The storage density, total capacity and performance keep increase as the development of technology scaling. Now the flash memory scalability has already down to 12 nm by Samsung, Micron and Toshiba. The floating gate transistor architecture of a flash memory is compatible with traditional CMOS process. In addition, 3-D flash memory architecture was first manufactured and commercialized by Samsung in 2014, which open a new door to improve the flash memory storage capacity. Figure 1.3 illustrates the schematic architecture of 3-D flash memory.




Figure 3 Schematic of 3-D flash architecture

However, the integration limit of flash memory is approaching. The further scaling limitation constrain the flash memory capacity increase. Nowadays, research on memory is toward these goals: lowering operation voltage, scaling down the single memory size and increase the density of state in on cell by multilevel. To keep the trend of continuous scaling, revolutionary changes might happen on traditional flash memory.

1.3 Beyond the floating gate structure

Further scaling requires very thin vertical dielectrics to solve the short channel effects and optimize the memory performance. But serious leakage occurs when the tunneling oxide thickness is below 7 nm due to the defect in tunneling oxide caused by multi program/erase operations, thus lower the memory reliability [24-25]. A conventional floating gate memory device must keep the thickness of tunneling oxide at least 8 nm to

meet 10 years retention time requirement. This necessity will limit flash memory further scaling. Moreover, conventional flash memory still requires a large operation voltage at about 12-15V, which is much larger than CMOS logic devices. For conventional flash memory, if the tunneling oxide could be scaled down to 2nm, the operation voltage could be reduced to 4V. However, the retention time would also be reduced from 10 years to 10 seconds due to stress-induced leakage current (SILC) showing in figure 1.4.




Figure 4 Schematic picture of Stress-induced leakage current (SILC)

The limitation of the tunneling oxide thickness becomes more and more important, Novel storage concepts and materials is becoming attractive as a reasonable solution to overcome some of the further scaling challenge. Charge trapping non-volatile memory is an attractive new flash technology by replace the poly-silicon floating gate with dielectric charge trapping materials [26-28]. The charge trapping non-volatile memory displayed better scalability, good reliability and relative lower operation voltage. Charge trapping

memory technology is derived from the basic structure of conventional flash memory. The Charge trapping memory devices is basically replaced gate oxide of a MOSFET with oxide-charge trapping material-oxide dielectric. Comparing with conventional floating gate flash memory, charge trapping memory has a better retention performance when tunneling oxide is below 8 nm [29]. Besides, charge trapping memory exhibits many other advantages like higher P/E speed. Typically, there are three types of charge trapping memory: polysilicon-oxide-nitride-oxide-silicon (SONOS) memory, nitride based read-only memory (NROM), and nanocrystal memory (NCM) [30-33]. Among these charge trapping memory, the NROM occupied good retention time by applying thicker tunnel layer, but thus lead to higher P/E voltages, and corresponding large power consumption and relative complex voltage pump. NCM's memory performance is good but to keep the uniformity and control the size of nanocrystal layer is still under research. There is a long journey for NCM from lab to market.




Figure 5 Schematic plot of a SONOS memory cell

SONOS memory has been proposed as a flash technology in 1980s, it exhibits many advantages like easy to fabricate, higher P/E speed, low programming voltage and corresponding low power consumption, even more promising in further scaling according to the ITRS [34]. Figure 1.5 demonstrated the schematic structure of a SONOS memory cell. In SONOS memory, the charge is stored in Si_3N_4 layer. The discrete traps distribution in Si_3N_4 make sure the store charges will not whole leaked through a single defect in tunneling layer, which is better than conventional floating gate memory. The SONOS structure can relieve the scaling problem, but the tunneling oxide thickness about 6 nm is still thick. Shallow-level traps is the reason of leakage at high temperature while scaling down the tunneling oxide thickness which contribute to poor retention property. When the trap level is shallow, erase saturation and vertical electron migration degrade the memory performance [35-36]. Erase saturation is another important draw back of the SONOS memory, it defined as the erase less as the erase voltage increased. Thus, the SONOS

memory cannot be used for NAND flash memory unless important technology innovation.

Recently, many non-volatile memory devices have been proposed on the basis of changing charge storage materials and new memory conception. An important work to improve is gain a trade-off between P/E speed and memory reliability. Many high-k materials including thin films and nanocrystals, such as HfO_2 , TiO_2 and ZrO_2 , have been proposed as the charge trapping materials to acquire a better scalability and memory performance [37-40]. The memory retention and P/E speed can be improved by applying thicker high-k materials with larger band gap as the blocking oxide materials while the equivalent gate oxide thickness (EOT) is similar. HfO_2 and Al_2O_3 are considered as future blocking oxide candidate to decrease the electric field through the structure [41].

The introduction of molecular electronics provides a new methodology for flash structure improvement. A molecular memory is a non-volatile memory technology that uses organic molecule as the data store material. Memory devices based on organic materials represent one of the emerging technologies [42] for information storage media to improve the memory performance and satisfy the exponential demand for high-density nonvolatile memory for low-power portable devices. In comparison with the traditional flash memory devices, molecular flash memory can be fabricated at low cost and operated with low-power consumption [43]. The types of organic molecules that have been demonstrated with a remarkable memory effect [44-46] and with different basic memory mechanisms have been reported in recent years. The reported new molecule-containing memory included flash memory, resistive switching memory, chargeable electret memory and ferroelectric memory. Among them, the flash memory based on redox-active molecules

has attracted great interest due to their inherent and relatively stable redox process for charge storage [47-51]. Substantial improvement in memory window, retention, endurance and multibit storage capability have been achieved by applying organic molecular floating gate.

The drawback of molecular flash memory is the instability of organic molecule under high temperature. Some redox molecules are not stable at 200 °C or higher temperature due to evaporation or other reactions. To solve this problem, specific condition and environment need to employ during the fabrication and CMOS integration process. Although molecular memory can achieve very good performance in some memory characteristics, there is trade-off between each aspect of memory characteristics. Overall, molecular flash memory with the integration of redox molecules in solid-state structure is still attractive due to the intrinsic properties of molecule and compatibility with the CMOS fabrication process. Many studies on organic molecule-based charge trapping memory devices have been reported. Lee et al, reported a strong memory behavior induced by n-type doping to p-type conjugated polymers [28]. Tseng et al, reported a retention improvement caused by applying a double-floating gate which has both hole carrier trap units and electron carrier trap units, with the flexible pentacene molecule acting as the channel allowing a study of the stress effect on flexible charge trapping memory devices [53].

Despite the drawbacks, molecular flash memory with the integration of redox-active molecules into a solid-state structure has still attracted intensive attention lately, due to its excellent performance and compatibility with the CMOS fabrication process. For instance,

devices with metal-molecule-metal structure have been well studied, but this structure is vulnerable to defects and metal penetration. A study on preventing contact metal penetration into the molecular layer in the metal-insulator-molecule-metal structure. But this structure suffers from a series of gate leakage problems. Kim *et al.* reported a study on a metal-oxide-semiconductor structure with molecules encapsulated in gate dielectrics. But the device reliability was not well investigated. [48,51] Up to now, not many studies have yet been reported of the solid-state molecular Flash memory device P/E endurance at fast speed and long time retention. This dissertation focuses on developing hybrid molecular Flash like memory containing redox molecules as store center for charge storage medium to replace current primary data storage drive. We have developed a Si-molecular integration process to preserve the intrinsic redox properties and studied the charge storage properties of the molecular memory. The devices exhibit high P/E speed and low operation voltages and excellent endurance: the devices shows almost no degradation after 10^5 P/E cycles. Robust charge storage behavior can be obtained by employing redox-active molecules with discrete redox states, enabling very stable storage in a given memory storage location. In this thesis, we have demonstrated that the hybrid integration of redox-active molecules on a Si based structure and 2-Dimensional materials is very attractive for high-performance non-volatile memory applications.

1.4 Overview of dissertation

This dissertation This dissertation has been presented in six chapters.

Chapter 1 (this chapter) gives a brief overview to readers about this dissertation. It starts with the history and development of scaling technology. Different non-volatile memories have been discussed. We find the advantages and drawbacks of each kind of memory devices. Chapter 2 presents a thoroughly discussion of the development of molecular non-volatile memory. the novel dielectric and molecular non-volatile memory structure. Fabrication approaches and memory characterization methodology will also be presented in this chapter. Chapter 3 presents the experiment details and characterization of redox-active molecular charge storage memory. Chapter 4 presents the process variation control. It is essential to get stable devices and high uniformity. Several important process like molecule attachment have been discussed in this chapter. Chapter 5 shows 2-D TMDC material based redox molecular memory devices fabrication process and the memory performance. Chapter 6 summarizes this research and presents a path to future research efforts related to this work.

Chapter 2 Fabrication, Operation and Characterization of Molecular Memory

2.1 Introduction

Molecular memory, among the new emerging memory candidates in recent years, is considered promising, particularly for the aim of reducing the size per cell and enhancing the memory speed, density and reliability. Molecular electronic devices are typically fabricated by forming a self-assembled monolayer (SAM) or multi-layer on different surfaces with very inexpensive and simple processing methods. Moreover, molecular memory works by the controlling of fewer electrons at the molecule scale and, therefore, has potential for low-power and ultra-high-density memory applications with a lower fabrication cost. In order to further improve the molecular memory performance. We focused on the gate stack engineering with high-k dielectric materials and redox-active molecules for access flash memory devices with fast P/E speed, good reliability, high storage density and low power consumption. We demonstrated a capacitor structure memory cells, by which charging, discharging and other memory properties can be measured straightforwardly. Metrology of Si based redox-molecular non-volatile memory in the MOSFET technique can be realized by current semiconductor electronics characterization technologies.

As the development of molecular electronics and the integration between semiconductor technology and molecular electronics devices, the Si-molecule hybrid devices will gradually become accessible both in modern electronics research and industry. Great efforts have been made to integrate molecules as the active component for fulfillment of future electronic devices.

2.2 Recent development of molecular memory.

2.2.1 Early stage of molecular memory

Two fundamentally different methods to fabricate molecular electronics devices are graphically termed “top-down” and “bottom-up”. Instead of top-down, which includes making nano-scale structures by machining and etching techniques, molecular electronics rely on the “bottom-up” approach, by using the molecule self-assembly property. Bottom-up refers to building organic or inorganic structures by atom-by-atom or molecule-by-molecule techniques. In the past few decades, research on molecular electronics has been focusing more and more on the combination of top-down device fabrication (mainly lithography) with bottom-up molecule self-assembly.




Figure 6 Atomic force microscopy image of a nanoscale cross-point molecular switching device

The crossbar molecular circuit is one of the earliest logic forms of molecular memory arrays. The switching element is a metal/molecule/metal sandwich junction, wherein the molecules are located at the cross-section of two nanoscale metal wires. The early demonstration of such junction molecular switching devices utilized molecules consisting of two mechanically interlocked rings [54-57], the AFM image of the junction they fabricate is shown in figure 2.1. The molecular monolayers were deposited as a film. The mechanical motion of these molecules is an activated redox process, and two stable and electrochemically-switchable states of the molecules form the logic on and off states. The molecular switching devices can exhibit a $\sim 10^2$ on/off current ratio, but with limited endurance cycles numbers. Based on such switching devices, an 8×8 crossbar has been built by the Hewlett-Packard research group [58]. This approach has the advantage of architectural simplicity and the potential of high density via fabrication of high-density

nanowires array. However, this approach has two major drawbacks, including a high rate of defective switching elements and the difficulty in controlling the metal/molecule interface. Even though a defect-tolerant architecture had been established earlier, the metal/molecule problems in such junction switching devices and crossbar circuits are still to be addressed [59]. In later research work, it was reported that the electron transport phenomena in the metal/molecule/metal junction were molecule independent; instead, they were dominated by electrode reactions with molecules, and the intrinsic spacing of the energy levels might be modified [60–62]. Another architecture utilizing metal/molecule/metal junction is the so-called nanocell molecular circuit, proposed by researchers at Rice University and Yale University [63–66]. A nanocell is a two-dimensional network of self-assembled metallic particles connected by molecules that show reprogrammable negative differential resistance [63,64]. The nanocell is surrounded by a small number of lithographically-defined metal lines that provide input and output leads. The active component for a nanocell is also a metal/molecule/metal switch, and one pathway may include more than one molecular switch [67-69]. The molecule pathways can be learned first by developing appropriate computation algorithms; then, the whole cell can be programmed to realize a particular function. Such a nanocell molecular circuit uses similar molecular switches as the crossbar molecular circuit, but the circuit architecture is quite different. Compared to the crossbar approach, the nanocell approach has the advantages of large-scale circuit fabrication and integration. However, the disadvantage is that it relies on complex programming mechanism. Meanwhile, both the nanocell and crossbar approaches may have the same difficulty in controlling the

metal/molecule interface.

In addition to the metal/molecule/metal switching devices, molecules have also been tested as the channel material in a standard MOSFET structure [70–73]. With the replacement of the high-k dielectric with an ultra-thin SAM of an organic active layer in a field-effect transistor (FET), the researchers from Infineon have reported an organic field-effect transistor (OFET) with low operation and low gate leakage current, the structure of this molecular FET is shown in figure 2.2.




Figure 7 structure of a pentacene organic FET

2.2.2 Non-volatile memory based on redox-active

Appropriate modifications of the molecular structures and switching elements have been designed to change the switching kinetics and to enhance the performance for different memory applications. Different device platforms have been engineered to interface with the molecules, such as dielectrics, oxides, nanowires, carbon nanotubes, and

so forth. A well-known method to achieve a memory effect is by employing redox-active elements. The redox mechanism involves electrons being transferred from one element to another, such that a donor element gives up an electron (oxidation) to an accepting element (reduction). This process usually requires an external stimulus for redox reactions, such as an electric field or change in temperature. Such redox-active molecule-based memory devices can show fast speed, low operation voltage and high reliability, due to the intrinsic redox behavior of the molecules. Therefore, it is very attractive for flash memory device applications.

The research group at North Carolina State University proposed hybrid CMOS/molecular memory devices, in which the redox-active charge-storage molecules were incorporated into Si structures to generate a new class of electronic memory devices [74-78]. These redox-active molecules, which can be designed to self-assemble on surfaces as monolayers, exhibit charge-storage states at discrete voltage levels. This approach can provide a smooth transition from CMOS technology to molecular electronics technology by integrating develop CMOS technology with naturally derived molecular properties, the capacitor structure they developed is shown in figure 2.3 with equivalent circuit.




Figure 8 Schematic of electrolyte-molecule -Si capacitor structure and corresponding equivalent circuit.

The capacitance-voltage (C-V) and conductance-voltage (G-V) characteristics also exhibited clear capacitance and conductance peaks associated with charging and discharging in the molecules. Similarly, multiple peaks were observed with the Por-BzOH EMOS capacitor due to its two charged states. Interestingly, the two charged states within molecules, such as Por-BzOH, can be employed for a multi-bit storage application to further enhance the memory density. Despite using a redox molecule exhibiting multiple charged states, an alternative and perhaps more efficient strategy to achieve higher memory bits is afforded by simply mixing different redox-active molecules whose potentials are well separated. Fc-BzOH and Por-BzOH SAMs have been mixed on Si, and the mixed SAMs exhibit well-defined redox states [79]. The mixed SAM approach is very attractive owing to the fact that this approach is synthetically far simpler than preparing a single molecule that exhibits three or more redox states. In addition, the potential of the redox

charged states is more distinct than that of a single molecular redox center with multiple charged states. However, the disadvantage of this method is that the density of a given peak goes down [80]. Nevertheless, this mixed SAM approach still paves the way for constructing multi-bit memory storage devices.

2.2.3 Towards better memory performance

The conventional polysilicon floating-gate flash memory has benefited the semiconductor memory technology for decades, due to its scalability, compatibility with CMOS process, and so forth. It relies on hot electron injection from the channel into the floating gate through a tunneling oxide layer. By attaching redox-active molecules to Si as the floating gate in the CMOS structure, one can further enhance the cell density and reduce the cell variations. The combination of top-down lithography and bottom-up molecule self-assembly processes renders a uniform charge density, and the monodisperse nature of the molecular orbitals leading to distinct energy levels can enable precise controlling of charged states [81].

The self-assembly process of the redox-active molecules to form a solid-state molecular memory enables not only high-quality attachment of molecules to semiconductor surfaces, but also uniform and high-density fabrication of low-cost devices and circuits. The disadvantages of molecular flash memory mainly lie in its reliability in volatile environments. Some redox-active molecules are instable or even do not function at temperatures higher than 200 degree due to evaporation or redox center reaction. Under volatile environments with oxygen or water, the molecule's bond might be broken, leading to poor redox behavior. As a result, some specific conditions and environments need to be

taken into account when integrating such redox molecules in CMOS devices and circuits. Future molecular technology requires advancement in both molecule properties and device integration processes.

The researchers from North Carolina State University reported a study on preventing contact metal penetration into the molecular layer in the metal-insulator-molecule-metal structure [82]. Similar work demonstrating that redox properties of molecules can be preserved after thin film encapsulation, such as atomic layer deposition (ALD), initiated the investigation on high-performance solid-state molecular memory [83]. The Cornell University research group reported a study on a metal-oxide-semiconductor (MOS) structure with molecules encapsulated in a high-k dielectric and functioning as the charge storage medium [84, 85]. molecules with different redox centers, which can show one and two charged states, have been studied for multi-bit memory. With the electrostatics determined by the alignment between the highest occupied or the lowest unoccupied molecular orbital (HOMO or LUMO, respectively) energy levels and the charge neutrality level of the dielectric, the asymmetric charge injection behavior in flat-band voltage shift (DVFB) vs. programming voltage measurement is due to the Fermi-level pinning between the molecules and the high-k dielectric [86-88]. The three programmable molecular orbital states of the 5-(4-Carboxyphenyl)-10,15,20-triphenyl-porphyrin-Co(II) (CoP) molecule have been experimentally observed and are attractive for low-variation multi-bit memory applications. The engineering by the same group on the tunnel layer has greatly enhanced the electron retention and programming performance by forming an organic-inorganic tunnel barrier [85].




Figure 9 Schematic of α -ferrocenylethanol molecular memory structure and the excellent endurance property

Recently, the NIST researchers have reported a similar capacitor-structure molecular non-volatile memory, but with enhanced charge retention and excellent endurance [89]. The molecular memory uses an α -ferrocenylethanol redox molecule, which has a very simple structure and one redox center. With the molecules attached to the SiO₂ tunnel oxide and encapsulated in the ALD Al₂O₃ dielectric, the solid-state molecular memory exhibited excellent memory behavior, such as a sufficient memory window, good retention and endurance. Even though only $\sim 15\%$ of the molecules were effectively involved in the redox processes after ALD, effective memory can be realized with sufficient charge density. These characteristics are attributed to the intrinsic redox behavior of the ferrocene molecule and the effective protection from the presence of the gate dielectric covering the molecule SAM. The molecular memory showed excellent endurance properties, with negligible memory window degradation after 10⁹ P/E cycles, which is about 10,000 times better than that of the conventional floating gate memory (1

$\times 10^5$ P/E cycles), the schematic structure of their capacitor memory structure and great endurance characteristics are shown in figure 2.4. However, the operation voltage of such molecular memory is still high, and the operation speed needs to be improved. Further study of the molecular memory depends on the engineering of redox-active molecules, such as molecules with multiple redox centers and a proper linker for multi-bit memory, and the device structure engineering to optimize the dielectric stack thickness and improve the molecule/dielectric interface. Such an exploration will be a significant breakthrough in the quest for charge-storage non-volatile memory and will enable the application of flash-like devices for future on-chip memory applications.

2.3 Fabrication of Si based redox-active molecular flash memory

The capacitor structure flash memory cells were fabricated by applying standard photolithography and film deposition procedures. Dielectric stacks parameters including the tunneling oxide, redox-molecular charge storage layer, and blocking oxide were employed and optimized. The attachment of redox-active molecules on Si/SiO₂ surfaces was fulfilled by self-assembled monolayers (SAMs) on Si/SiO₂ surfaces. The connection between SAMs and Si/SiO₂ surfaces is covalent bond through AUS linkage material. The process procedures are as the following list:

- (1) Stand RCA clean process is employed on Si wafer prior to fabrication process
- (2) A 290 nm SiO₂ film is thermally grown on low-doped p-type (100) Si wafer substrates ($\sim 10^{16}$ cm⁻³ Boron doped) by dry oxidation in CMOS oxidation furnace.
- (3) Arrays of squares with different active area ranging from 100 to 10000 μm^2 are


defined on the wafer by photolithography with Suss MA-6 and/or MA-8 aligner.

(4) Buffered oxide etch (BOE) solution and 2 % hydrofluoric (HF) acid are used for the removing of oxide defined by lithography process to get the arrays of experimental window areas in the 290 nm thermal SiO₂.

(5) The tunneling oxide (thin SiO₂) is grow by rapid thermal oxidation (RTO) instantly after step (4), different oxide thickness can be defined by adjusting the temperature and RTO process time.

(6) The redox molecules solution is prepared by dissolving the molecules in designated solvent. Dichloromethane and toluene are used to dissolve redox molecules for attachment process in this work.

(7) The molecular film is realized by self-assembling process on window areas by ‘click’ chemical reaction. First, AUS linkage material is attached by immersing the substrate into AUS solution with 95 °C hotplate for 2-3 hours with a loose cover. The liquid evaporation helps the attachment process. After that, mix the Ru molecule solution and other proper solution which helps the attachment process evenly and drop them into Sodium L-ascorbate solution slow and evenly, then immerse the AUS covered substrate into the container covered with loose lid. The Ru molecule will be attached on substrate after several hours in room temperature. The attachment process is conducted in a glovebox with N₂ environment. The attachment conditions are same for both attachment on Si and SiO₂ surfaces. Figure 2.5 shown the illustration of molecule attachment process.



17

Figure 10 Illustration of molecule attachment process

(8) After the molecular film was formed, two cycles of 5 min sonication clean was applied to rinse the attached sample for removing physisorbed residuals on the surface with DCM solvent.

(9) The attached samples were separated into two groups: one group for attachment characterization like X-ray photoelectron spectroscopy (XPS) and Atomic Force Microscope (AFM); the other group is for molecular memory device fabrications. This group of samples will immediately load into the Atomic Layer Deposition (ALD) vacuum chamber right after the sonication clean for blocking oxide Al₂O₃. The ALD operation

temperature is set to 100 °C in case of the instability of organic molecule, with H₂O and TMA as precursors.

(10) As the final step, Pd was deposited and patterned on the top of the devices as the top gate by photolithography and E-beam evaporation, followed by the lift-off process.

The samples for XPS and AFM are prepared by doing molecule attachment on highly doped p-type Si substrate without patterned structure, but the attaching recipe and process is same as the previous described methods.

Attachment of target molecules and successfully encapsulated by ALD deposition Al₂O₃ is the key point of the redox molecular memory fabrication process. The molecular film was characterized by CyV, XPS and AFM measurements. Some samples after deposition a thin layer of ALD Al₂O₃ are measured by XPS, and the results demonstrated the molecule survived in the low temperature ALD process. The capacitor memory device fabrication is illustrating in Figure 2.6.




Figure 11 Capacitor memory device fabrication flow

2.4 Fabrication of 2-D material based molecular memory

The attachment of redox-active molecules on 2-D materials is carried out by the replace the Sulfur atom or fill the Sulfur vacancy with thiol moiety on monolayer MoS₂ surface. The connection between molecule and MoS₂ is covalent bond. Figure 2.7 exhibits the illustration of replacement or fill process [90]. The characterization of molecule attachment on 2-D materials done by using XPS measurement, prior to the memory cell fabrication process, the processing steps are as follows:

- (1) Stand RCA clean process is employed on Si wafer prior to fabrication process
- (2) A 290 nm SiO₂ film is thermally grown on moderate-doped n-type (100) Si wafer substrates ($\sim 10^{17} \text{ cm}^{-3}$ phosphorous doped) by dry oxidation in CMOS oxidation furnace. The 290nm SiO₂ is used for identifying the color of different layer number of MoS₂ under

optical microscopy.

(3) Monolayer MoS₂ flakes is prepared by Au-mediated mechanical exfoliation method and then transfer to SiO₂ substrate. (the method will be discussed in chapter 5)

(4) Monolayer MoS₂ is patterned photolithography method and then etched by Reactive-ion etching (RIE) in SF₆ plasma

(5) The drain and source electrode are deposited and patterned on MoS₂ by photolithography and E-beam evaporation, followed by the lift-off.

(6) The redox molecules solution is prepared by dissolving the molecules in toluene solvent. The attachment process of molecules on MoS₂ surface is realized by immersing the substrate in to molecular solution (0.1mMol) for several hours with 70 °C hotplate. The attachment process is performed in glovebox with N₂ environment.

(7) After the molecular film was formed, two cycles of 2 min sonication clean was applied to rinse the attached sample for removing physisorbed residuals on the surface with toluene solvent.

(8) The molecular attached samples will immediately load into the Atomic Layer Deposition (ALD) vacuum chamber right after the sonication clean for blocking oxide Al₂O₃. The ALD operation temperature is set to 100 °C in case of the instability of organic molecule, with H₂O and TMA as precursors.

(9) Finally, Pt is deposited and patterned on the top of the devices as the top gate by photolithography and E-beam evaporation, followed by the lift-off process.




Figure 12 Illustration of attachment process on MoS₂[90]

The samples for XPS measurements are prepared by attach the redox molecule to large area MoS₂ sample deposited by Chemical vapor deposition (CVD) method. The attaching method and recipe is same with method described above.

2.4 Physical and electrical characterization

To confirm the molecule attachment process, XPS measurements were done by using a Kratos Axis Ultra instrument equipped with monochromatized Al K α photons. We can demonstrate the molecule attachment by detecting specific element peaks, the coverage of molecule film could also be roughly estimated by the XPS measurement result. AFM images were obtained using Bruker Dimension FastScan in semi-contact mode to investigate the sample surface morphology. The surface roughness is greatly decided by the molecular size and hardness.

To study the memory device characteristics, electrical characteristics were measured in a dark environment with a commercial probe station. Bias was applied between the metal

gate and the silicon substrate during all the electrical measurements.

The memory performance of the capacitor structure molecular memory devices can be investigated by the measuring of the flat-band voltage curve under different bias sweeping conditions. A series of capacitance-voltage measurement at various frequencies were applied by using Agilent E4980A LCR meter to determine the retention attribute. Pulse response sensitivity measurements were implemented with an Agilent 4156 Semiconductor Parameter Analyzer. A Hewlett Packard 33120A waveform generator was applied to measure the Program/Erase endurance by produce designated voltage pulses.

Cyclic voltammetry (CV) measurements were performed using a Solartron Modulab potentiostat to verify the memory application potential of molecule. The electrolyte was 0.1 mol/L tetrabutylammonium hexafluorophosphate in anhydrous acetonitrile and was deoxygenated with dry N₂ prior to use. A three-electrode cell configuration was used with the Ru molecule clicked onto native oxide/Si as the working (area = 0.32 cm²). The cell is completed with a platinum wire counter electrode, and a silver quasi-reference (AgQRE) electrode. The sweep rate was 10 mV/s.

Chapter 3 Redox-active Molecular Memory Based on Si

3.1 Introduction

The CMOS scaling according the Moore's law to realize faster central processing unit (CPU) is reaching the fundamental and physical limits induced by large heat production and short-channel effect as the technology node down to several times of atomic size. However, the scaling of semiconductor flash memory is far behind CPU device scaling. The EOT of the gate stack in semiconductor flash memory is still more than 10 nm while the EOT of CMOSFET with an equivalent EOT at 0.8 nm in 2001 [91]. The work hour of mobile devices and memory cell size scaling could be significantly increase if the scale of EOT of memory gate stack. Many materials have been proposed for improve this property.

Molecular electronics technology is getting more and more attention since 1970s due to the inherent scalability and intrinsic properties of molecule [92-93]. Molecular memory devices are considered as promising emerging memory candidates due to the potential for further cell scaling and improvement of reliability [94]. In a redox-active molecular flash memory cell, the redox-active molecules have distinct oxidation and reduction states accessible at different supplied voltage, which enables stable binary or multiple states for charge storage like that of traditional charge trapping materials [95]. Compared to polysilicon and Si_3N_4 charge trapping layer, redox-active molecule has the advantage of intrinsic molecular scalability at the nanoscale, multiple bits and tunable electronic

properties to achieve ultrahigh storage density. In addition, redox molecules can be tuned to attach onto different kinds of semiconductor materials [96] and form self-assembled few-layer or monolayer structures with low-cost processes, usually a solution-based process, which provides a great advantage for promising commercial memory application in the future.

The excellent retention property of the redox-active molecules based on Si structure has been demonstrated with enduring more than 10^{12} program/erase (P/E) cycles [97]. The excellent performance in reliability is naturally derived from the intrinsic reduction and oxidation states stability of redox molecule materials. Redox-active molecular memory devices usually fabricated by forming a self-assembled monolayer (SAM) or multi-layer film on various kinds of material surfaces. This process, known as attachment, is very cheap and simple achieved. Besides advantage of cheap cost fabrication process, molecular memory can work with few electrons at the molecular level, which stand for the potential for extremely low power consumption and ultrahigh storage density. To commercialize a real molecular electronic product consist of understanding multiple comprehensive mechanism of the electrical of molecule materials both in macroscopic scales and atomic scales, interface morphologies and precise atomic level manipulation. Great efforts have been devoted on improving memory storage density, multibit data storage and the P/E speed improvement of molecular memories based on organic molecules, electrets, conjugated polymers and ferroelectric molecule materials [98-107]

For redox-active molecular memory devices, applying an oxidation voltage will cause the electron loss in redox molecules; on the other hand, electrons will be driven back to

molecules under a reduction voltage bias, typically this process is very fast and lead to a very fast P/E operation speed. In addition, the intrinsic scalability of molecular level and nature-derived valence states for stable charge storage states make the redox molecule very attractive for high density, long-retention non-volatile data storage applications. [97,104,108]

Another attractive advantage of molecular electronics is due to some redox-active molecules are compatible with present CMOS integration process. In this chapter, we present our work on characterization and optimization of redox-active molecules attached on Si/SiO₂ surfaces, and experimentally judge the memory performance of Ru redox molecular non-volatile memory. The results demonstrate the molecular flash memory is promising for low power consumption, high reliability and high density memory application due to their good retention and fast P/E speed at low P/E voltages. A distinguished charge storage efficiency was exhibited with 5.2 V memory window shown under ± 9 V sweeping gate voltage. The degradation anticipation estimated by the measured data indicated that 72% of the initial memory window will remain after 10 years.

3.2 Experimental details

In our work, we have developed and optimized a Si based molecular integration method to exploit the intrinsic redox properties and investigate the memory performance by measuring capacitor structure molecular memory. the memory devices based on Ru molecules exhibit nonvolatile flash like behaviors. The capacitor structure memory device exhibits a very large memory window of 5.2 V, fast response at a 10^{-5} s short P/E pulse, a

long retention time estimated as at least 10 years, and negligible degradation after P/E cycles up to 10^5 . These properties are superior to other demonstrated molecular memory works [109, 110].




Figure 13 The molecule structure of Redox-active Ru molecule and the aliphatic AUS

we have fabricated memory cells with a metal-Al₂O₃-Ru₂-SiO₂-Silicon (MAROS) structure with a Ru molecule SAM on SiO₂. Figure 3.1 shows the structure of the synthesized Ru redox molecule with the chemical formula: C₅₀H₃₂N₈Cl₁₃Ru₂ and the linkage molecule 11-Azidoundecyltrimethoxysilane (AUS). The connection between each part is covalent bond.

The metal-oxide-semiconductor (MOS) capacitor structure, applied in our Flash-based memory devices was fabricated and used for the attachment of the redox-active Ru

molecules as the charge storage layer which is the most important fabrication procedure. The Ru₂ molecule is attached onto the device substrates by ‘click’ chemistry with a linker molecule which has been reported by Pookpanratana et al. [111].

Firstly, stand RCA clean process is employed on Si wafer prior to fabrication process. A 290 nm SiO₂ film is thermally grown on low-doped p-type (100) Si wafer substrates ($\sim 10^{16}$ cm⁻³ Boron doped) by dry oxidation in CMOS oxidation furnace followed by the definition of square shaped active window areas (100 μ m \times 100 μ m) by photolithography and wet etch process.

The tunneling oxide (~ 2 nm) is grow by rapid thermal oxidation (RTO) instantly at 840 °C for 2 min 30s.

Synthesis work of the Ru redox molecules is performed by our collaborator Prof. Tong Ren. The Ru redox molecules solution is prepared by dissolving the molecules in dichloromethane (DCM) solvent. The molecular film is realized by self-assembling process on window areas by ‘click’ chemical reaction. AUS linkage material is first attached by immersing the substrate into AUS solution with 95 °C hotplate for 2-3 hours with a loose cover. The liquid evaporation helps the attachment process. After that, mix the Ru molecule solution (0.1 mmol/L) and other proper solution which helps the attachment process evenly and drop them into Sodium L-ascorbate solution slow and evenly, then immerse the AUS covered substrate into the container covered with loose lid. The Ru molecule will be attached on substrate after several hours in room temperature. All attachment operation is conducted in a glovebox with N₂ environment. After the molecular film was formed, sonication clean was applied to rinse the attached sample for removing physisorbed

residuals on the surface with DCM and IPA solvent.

The attached samples were separated into two groups: one group for attachment characterization like X-ray photoelectron spectroscopy (XPS) and Atomic Force Microscope (AFM); the other group is for molecular memory device fabrications. This group of samples will immediately load into the Atomic Layer Deposition (ALD) vacuum chamber right after the sonication clean for blocking oxide Al_2O_3 . The ALD operation temperature is set to 100 °C in case of the instability of organic molecule, with H_2O and TMA as precursors.




Figure 14 Schematic of the MAROS capacitor structure

As the final step, a layer of 105 nm Pd was deposited and patterned on the top of the devices as the top gate by photolithography and E-beam evaporation, followed by the lift-

off process. The schematic of MAROS capacitor structure is displayed in Figure 3.2. To make sure the origin of memory effect of capacitor redox molecular memory. We also fabricated two control sample structures for comparison, one of them is no molecule on tunneling oxide, the other is only with AUS linkage molecule.

3.3 Physical and electrical measurement for molecule attachment

In order to investigate the quality and density of molecule attachment, we applied Cyclic voltammetry (CyV) measurement to some after-attach device substrates. Cyclic voltammetry (CV) measurements were performed using a Solartron Modulab potentiostat to verify the memory application potential of molecule. The electrolyte was 0.1 mol/L tetrabutylammonium hexafluorophosphate in anhydrous acetonitrile and was deoxygenated with dry N_2 prior to use. A three-electrode cell configuration was used with the Ru_2 molecule clicked onto native oxide/Si as the working (area = 0.32 cm). The cell is completed with a platinum wire counter electrode, and a silver quasi-reference (AgQRE) electrode. Figure 3.3 shows the CyV data of the electrolyte-molecule-oxide-Si (EMOS) structure with Ru molecular SAM on substrate at 10 mV/s sweep rate. The peaks at negative gate voltage (VG) are for oxidation process and the peaks at positive VG are for reduction process, respectively. While the oxidation (or reduction) voltage is applied, the electrons are lost from (or driven back to) the molecular layer. The CyV measurements of the attached Ru molecule on SiO_2/Si substrates (as the working electrode) demonstrate that the Ru molecule is electrochemically active. Upon sweeping the potential between 0V and 1.0V (with respect to the AgQRE), a reduction-oxidation (redox) pair is observed after




Figure 15 CyV of the EMOS capaciptor at 10mV/s sweep rate.

multiple cycles. The cathodic peak center is about 0.5V, while the anodic peak center is about 0.39 V. When compared to the same Ru molecule in solution, this redox feature is consistent with the reversible oxidation of the diruthenium core going from $\text{Ru}_2(\text{III}, \text{II})$ to $\text{Ru}_2(\text{III}, \text{III})$. Therefore, the Ru2 molecules are robustly integrated to the SiO_2/Si substrate and they are still electrochemically active, which is promising for solid state molecular memory applications. The surface coverage density of Ru molecule can be roughly estimated from the oxidation peak line [112], the value is calculated to be $2 \times 10^{12} \text{ cm}^{-2}$ on SiO_2 surface.




Figure 16 XPS measurement of (left) samples with Ru molecule attached on SiO₂ surface, and(right) sample before “click” reaction.

To directly confirm the chemical attachment information of the Ru₂ molecular SAM, XPS measurement were applied to the samples with Ru₂-containing sample and the AUS linker Figure 3.4 presents the XPS spectra gathered from the Ru₂-containing sample (“after click”) and the AUS linker (“before click”). Ru 3d_{5/2} and Ru 3p peaks can be detected in the spectra of the Ru₂ SAM sample in contrast to the AUS linker surface, peak for N₃ moieties in AUS linkage cannot be find after “click” due to click reaction open the N₃ ring and form covalent bond with Ru molecule, which indicates that the Ru₂ molecule has been

attached on the SiO₂ surface successfully. The coverage density of Ru molecules on the SiO₂/Si substrate is estimated as 0.3 molecule per nm² by the calculation of the Ru 3d and Si 2p XPS spectral lines with Si substrate as the reference [113].

The surfaces morphology was investigated by AFM in semi-contact mode. The AFM image of bare Si substrate (left), Si substrate with azidoundecyltrimethoxysilane (AUS) linkage molecule (middle) and Ru₂ molecular SAM on Si substrate (right) are shown in Figure 3.5. The data revealed relatively smooth film surfaces and homogeneous monolayers. The root-mean-square (rms) roughness, R_{rms} increased after the molecule attachment process. The R_{rms} of the bare substrate, AUS layer, and the final diruthenium layer for a 1 $\mu\text{m} \times 1 \mu\text{m}$ scan area were found to be $\approx 0.16\text{nm}$, 0.31nm and 0.64nm , respectively.




Figure 17 AFM image of (left)Bare Si, (middle)substrate with AUS and (right)Ru molecular SAM on Substrate

3.4 Molecular memory characterization




Figure 18 C-V measurements of memory devices with Ru attached structure

In memory operations, electrical bias should be applied to the gate electrode and thus induce the movement of charges between the semiconductor substrate and charge storage layer. Memory window in capacitor structure memory can be defined as the change of flat band voltage between forward and backward voltage sweeping. The memory window performance of the Ru₂ molecular memory devices and control samples is characterized by capacitance-voltage (C-V) hysteresis at 1 MHz, with multiple voltage sweeping range. As the result shown in Figure 3.6, the Ru₂ molecular memory window can be defined as the shift of the flat-band voltage (ΔV_{FB}) from oxidation states to reduction states is about 5.2 V at an applied sweeping gate voltage between 9 V and -9 V at 1.0 MHz. The hysteresis

loop in C-V measurement is due to the charge stored in the Ru₂ molecule SAM: electrons tunnel out of the molecules to Si at negative V_G (oxidation) and tunnel back into the molecules at positive V_G (reduction). The density of the trapped charges per unit area (N_t) can be roughly estimated by using the following formula:

$$N_t = C_{ox}\Delta V_{FB}/qA,$$

where C_{ox} represents the capacitance at the accumulation region, ΔV_{FB} of the shift in the flat-band voltage, A of the effective device area, and q of the elementary charge. The density of the trapped charges in Ru₂ molecular memory devices at a sweeping voltage with ± 9 V, 1 MHz is calculated as 7.3×10¹² cm⁻², which means about 0.25 electron could be stored in every Ru molecule.




Figure 19 C-V measurements of memory devices with (left) only AUS linkage and (right) with no molecule

For comparison, the sample with AUS linkage molecule but no Ru₂ molecules has a much smaller program ΔV_{FB} and almost no erase ΔV_{FB} and the sample with no molecule showed even smaller ΔV_{FB} (Figure 3.7). We define positive (or negative) ΔV_{FB} with positive (or negative) V_G as programming (or erasing) operation, corresponding to electron get (or loss) in Ru₂ molecule, corresponding to reduction (or oxidation) of the molecules, respectively. The interface next to Al₂O₃ usually have some trap states and thus lead to charge storage, inducing a small ΔV_{FB} also. As the result shown in Figure 3.8, the ΔV_{FB} of the samples without molecule is smaller than that of Ru₂ molecular samples after the same voltage pulse, indicating that the electron storage effect is mainly from the Ru₂ molecules. The hole injection starts to show observable ΔV_{FB} at lower than -8 V gate voltage, while the ≈ 6 V gate voltage is required for electron injection to show a clear ΔV_{FB} . This slight difference of ΔV_{FB} at low gate voltage is partially due to the more preferred of electron storage than electron at the Ru/Al₂O₃ interface, which will be discussed in following paragraph. While increases P/E voltage bias, the ferrocene molecular memory shows larger ΔV_{FB} , indicating the charges are injected and mainly stored in the redox centers of Ru molecule.




Figure 20 ΔV_{FB} of these 3 structures as a function of P/E voltage with pulse width= 2ms

Figure 3.9 exhibits the P/E speed characteristics of Ru molecular memory devices. Pulses of $\pm 10V$ with different widths were applied to determine the response speed of the P/E operations. Ru molecule memory device shows a fast switch speed in both programming and erasing actions. From the high-frequency (1 MHz) C-V curves in figure 15, even with a pulse width as small as 10^{-5} s, Ru memory devices still have a response and show ΔV_{FB} at 0.15V (program) and 0.09V (erase), respectively. We notice that the distribution of ΔV_{FB} during the erase operation is relatively less compared to ΔV_{FB} under the same voltage amplitude program operation. And this suggests that the programming response is faster than erasing response in our Ru₂ molecule memory devices although the difference is not big in this Ru₂ molecular memory. This response different phenomena could be due to the difference in the density of traps for electrons and holes within the storage layer and the

relative energetic positions of the molecular orbitals with respect to the band edges of the inorganic layers. Figure 3.10 shows the band diagram alignment of the Ru molecular memory structure. The highest occupied molecular orbital (HOMO)/ lowest unoccupied molecular orbital (LUMO) for Ru molecule are measured by Prof. Tong Ren [114], the provider of molecule. The levels of HOMO and LOMO is -5.83 eV and -4.48 eV, respectively. The charge neutrality level (CNL) of Al_2O_3 deposited by ALD method is at -5.2 eV, which can be roughly considered as a local Fermi level of the interface states. For electron injection, the extra energy for electrons to get injected into ferrocene LUMO is $E_{\text{LUMO}} - E_{\text{C}} = -0.33$ eV, where E_{C} is the level of Si conduction band bottom. The injected electrons will be relaxed into interface states surrounding the CNL due to the lower energy level. At the same time, the extra energy for holes to be injected into ferrocene HOMO is $E_{\text{V}} - E_{\text{HOMO}} = 0.55$ eV, where is the level of Si valance band top. Therefore, electron injection is preferable than hole injection.




Figure 21 Schematic band diagram of Ru molecular memory structure




Figure 22 Response speed characteristic of Ru molecular memory device.




Figure 23 Endurance characteristics of Ru molecular memory devices under P/E pulse at $V_G = \pm 10$ V with 1 ms pulse width

Figure 3.11 displays the endurance characteristics of Ru molecule memory devices, a Program/Erase voltage of ± 10 V with 1ms width at room temperature was applied to top gate. Change of V_{FB} after 10, 100, 1000, 10000 and 100000 P/E cycles are record. The degradation of ΔV_{FB} is only about 8% when compare with the initial value 0.45 V (programing ΔV_{FB}) and 0.37V (erasing ΔV_{FB}) after 100,000 cycles. This memory sample will not fail after even a large number of erase and rewrite cycles indicating high reliability and stable switching endurance property [115]. The excellent endurance characteristic shows that the device fabrication procedures protect the Ru molecule very well.




Figure 24 Retention Characteristic of Ru molecular memory at room temperature

The electrons loss from the charge storage layer typically means the likelihood of failure in information storage. To determine if the memory devices are suitable for long term data storage, retention performance is a very important standard. As the final part of the memory device characteristics, the retention property of Ru₂ molecular memory was investigated at room temperature by applying the gate voltage of ± 10 V for 1 ms as the initials program/erase state respectively, shown in Figure 3.12. It showed 0.05 V (program) and 0.04 V (erase) ΔV_{FB} shrinks after 10⁴s compared to its initial value. By extrapolating the data with the tendency line both on the program state and erase state, we can anticipate the remnant memory window after 10 years will be about 72% of the initial V_{FB} shift which proves that the charge loss from Ru₂ molecular SAM is competent for nonvolatile memory industry. The good retention property is mainly due to the AUS linkage molecule and good quality tunneling layer SiO₂ [111]. The obtained retention property appears encouraging, considering that this Ru₂ molecular memory structure is only the prototype of the kinds of Ru molecule series. With the methods of a thorough engineering of each part and modifying the ligands of molecules, great improvement can be anticipated. Retention characteristic can be related to many factors such as the nature of tunneling barrier and the charge trap property. We can propose that both the intrinsic property of Ru₂ molecules and the intercalated AUS layer between the tunneling SiO₂ and Ru₂ molecular SAM contributes contribute to the charge retention. The AUS layer can be considered as a spatial insulator barrier and its relative permittivity was estimated to 3 from previous report [110], which helps prevent the charge tunneling back to Si. At the same time, the AUS layer likely creates

an extra obstacle barrier for the charges switching between the Ru₂ molecules and the Si substrate which leads a relatively slow Program/Erase speed.

3.5 Summary

In summary, we have fabricated redox molecular capacitor structure based on Si with Ru molecule film which is sandwiched by the blocking oxide and tunneling oxide for non-volatile memory application. The molecular attachment process on Si has been developed and optimize with the demonstration by XPS, AFM and Cyv measurement. The memory devices based on diruthenium molecules exhibit nonvolatile flash like behaviors and exhibit very good program and erase characteristics comparing with conventional flash memory. Due to the high surface coverage of charge-storage Ru₂ molecule on SiO₂, great number of charges can be stored in this Ru molecular monolayer, leading to a large memory window in high frequency C-V measurements at 5.2 V with -9 V to +9 V sweeping range. The endurance of MAROS structure devices can endure at least 10⁵ P/E cycles with negligible memory window degradation which is better than that of the conventional floating-gate memory. All the characteristics above already hit the state-of-the-art of flash memory. Moreover, the charge stored in molecular layer is discrete, the charge will not migrate in molecular layer and charge on one bit's storage center will not transfer to an adjacent bit cell, which is suitable for a simple 3-D NAND structure. These properties experimentally demonstrate the potential of Ru molecular structure for future memory industry.

Chapter 4 Process Variation Control

Process variation is the one of the naturally occurring variation in the devices. (surface profile, dielectric quality, dimension and so on). All manufacturing and measurement processes exhibit variation. For example, when we measure sample data on the output of a process, such as critical dimensions, oxide thickness, or resistivity, we observe that all the values are not the exactly same. The process variation could be an important problem for the uniformity of redox-active molecular memory devices as the variation may affect the final performance of devices significantly. Moreover, with the further scaling down, the device will be even more sensitive to the process variation. Variation that is characterized by a stable and consistent pattern of variation over time. By well process variation control, the variation will be random in nature and will be exhibited by a uniform fluctuation about a constant level. Process variation control is an effective way to improve the device performance.

4.1 molecular attachment control

The molecular attachment and forming uniform film on substrate are the essential steps in molecular memory fabrication. The concept of controlled variation is important in determining if a molecular attachment process is stable. A process is considered as stable if it runs in a consistent and predictable trend. This means that the average process output is quite same and the variability is controlled. If the variation is uncontrolled, the quality,

coverage and other properties of attached molecular film will be irregular and unpredictable. The first set of parameters we want to control the molecular attachment process. As we discussed in the chapter 2, The attachment of redox-active molecules on Si/SiO₂ surfaces was fulfilled by self-assembled monolayers (SAMs) or few layers film on Si/SiO₂ surfaces. However, this process is sensitive to the solution concentration and temperature.

For temperature factor, it will affect the attachment speed by both reaction speed and evaporation of solution. After try and compare the result with several combination of solution concentrations, hotplate temperature and process duration time, we find that ~2 hours under 95 °C and 0.1 mmol/L solution concentration will be the best recipe to get high quality AUS linkage and control the uniformity of AUS linkage. The quality of AUS linkage molecule is controlled by the vendor, Sigma-Aldrich company, we buy this kind of chemical reagent in on batch reduce the variation.

By the same method, we also find the best attachment recipes for other molecules applied in our work. As the evaporation of liquid also helps the process during some attachment process, we use the same liquid volume and monitor the solution level every 15 min to keep the times for liquid all evaporated are similar. With the well-control in molecular attachment process, the variation is small enough to accept.

4.2 Dielectric layer control

The quality and uniformity and thickness of dielectric layer (tunneling oxide and blocking oxide) play an important role to improve the molecular memory performance. For

example, retention, program/erase (P/E) speed and endurance characteristics will be affected a lot by the thickness and quality of tunneling oxide. In our fabrication process, the tunneling oxide is grown by the rapid thermal oxidation (RTO) method. The temperature transition rates in RTO method is much faster than conventional furnace process. A precise temperature and oxidation time control is very important for RTO method oxide uniformity. The availability of many parameters that control RTO process make it a complex process. 100% accurate thickness and thickness distribution is not practicable.




Figure 25 distribution of RTO oxide thickness

Figure 4.1 shows the two cycles of 2.5 nm RTO process depart with 2 hours. We can easily find there is variation of oxide thickness between each RTO cycle and different position in same wafer. The RTO oxide thickness in center position is thicker than edge position and the difference can be 0.1 nm. To minimize the variation produced by RTO machine itself, we do calibration run prior every time we use RTO machine and do empirical adjust to achieve the precise oxide thickness we want. To avoid the variation of oxide growth rate in different position, we fabricate our device only with the cutting pieces from center position. The thickness distribution is measured by ellipsometry method.

In summary, we try to make the device precisely follow our design. However, the process variation is inevitable in fabrication procedures. They may come from the intrinsic operation of process or outside environment parameters. The molecular attachment process control is the first problem we confronted. We optimized the attachment recipe and uniform the evaporation rate by real time monitoring. The tunneling oxide grown by RTO method. Thickness variation is caused by different machine condition and due to the location on wafer, calibration test cycle is applied prior to the real fabrication step for minimizing the variation. We only use the center part of the wafer after RTO process, to make sure the tunneling thickness difference between each memory device is enough small.

Chapter 5 Redox-Active Molecular Memory on Two-Dimensional Materials

5.1 Introduction

Two-Dimensional (2-D) materials, such as graphene, single layers of molybdenum disulfide (MoS_2) or boron nitride (BN) are considered as the thinnest electronic materials. Due to these materials are only one layer thick in vertical direction, they are typically considered as the ultimate limit of vertical scaling. 2-D materials can be employed for a wide range of application in nano-scale technology due to their excellent physical and electrical properties [116-127]. 2-D transition metal dichalcogenides (TMDCs) are the thinnest channel candidates with optimized gate control for metal oxide semiconductor field-effect transistor (MOSFET) because graphene is semimetal and BN usually consider as a dielectric material [128-133].

MOSFET based on MoS_2 is fabricated and demonstrated with gate control effect by B. Radisavljevic et al [134]. Scotch tape-based mechanical exfoliate is the most common method to prepare monolayer MoS_2 in lab. They prepared MoS_2 monolayers with this method and then transferred to degenerately doped silicon substrates covered with 270nm SiO_2 . After that they proceed atomic layer deposition (ALD) of 30 nm HfO_2 as a high-k gate dielectric for the local top gate and mobility booster to realize the full potential of the single-layer MoS_2 . The resulting structure, composed of two field-effect transistors

connected in series, is shown in Figure 5.1. I_{ds} – V_{TG} curve recorded for a bias voltage ranging from 10 mV to 500 mV. Measurements are performed at room temperature with the back gate grounded. Top gate width was chosen as 4 mm; top gate length was 500nm. The device can be completely turned off by changing the top gate bias from –2 to –4 V. For $V_d = 10$ mV, the I_{on}/I_{off} ratio is 1×10^6 . For $V_{ds} = 500$ mV, the I_{on}/I_{off} ratio is 1×10^8 in the measured range while the subthreshold swing $S = 74$ mV/Vs. Top and bottom gate leakage is negligible. They also achieve the ohmic contact by applying Au electrode.




Figure 26 Schematic view of MoS₂ monolayer transistor

If the transistor based on monolayer MoS₂ channel could be realized, people can obviously fabricate flash-like memory structure with monolayer MoS₂ Channel. The non-volatile memory cells based on MoS₂/Graphene heterostructures was reported by Simone Bertolazzi et al [135]. Their work started with growing graphene by chemical vapor deposition (CVD) method. Then, the graphene transferred onto silicon substrate with 270

nm SiO₂ layer. Graphene is patterned into stripes and contacted with metal leads. They prepare the monolayer MoS₂ by exfoliation method and transfer onto another SiO₂/Si substrate. Individual layers are distinguished by using optical microscope and transferred on top of the graphene stripes that form the source and drain electrodes in direct contact with monolayer MoS₂. A 6 nm thick HfO₂ film grown using atomic layer deposition (ALD) is acting as the tunneling oxide layer. Multilayer graphene flakes with the thickness of 1.5 nm are transferred onto the tunneling oxide and positioned above the MoS₂ flakes. The memory structure is end up with the floating gate is capped by a 30 nm thick HfO₂ layer followed by the deposition of the control gate. Figure 5.2 shows the 3-D schematic view of memory device based on monolayer MoS₂.




Figure 27 schematic view of memory device based on monolayer MoS₂

As their report, A memory window over 8V is observed. The on/off ratio of their MoS₂ based memory device is more than 10⁴, the retained charge will be about 30% to the initial number estimated from the 10⁴ s retention measurement. The total 2-D materials memory

device is demonstrated in this report.

The exfoliation method for monolayer TMDC preparation is depend on the layers in TMDC bulk are held together by van der Waals forces, so that cleave them to the limit of monolayer is easy. Although the scotch-tape based exfoliation method is simple and cheap cost, the flake size and monolayer TMDC yield is poor. Some modifications during exfoliation process to improve exfoliation quality have been proposed and reported [136 - 140]. The Au-mediated exfoliation considered as an effective way to improve the quality of mechanical exfoliation TMDC materials have been reported by Ali Javey et al [141]. The Au-mediated exfoliation is start with a 100-150 nm gold deposition onto bulk MX_2 ($\text{M} = \text{Mo}$ or W ; $\text{X} = \text{S}$ or Se) crystals by evaporator method. The gold atoms bond with the chalcogen atoms of the topmost layer of MX_2 . The interaction of the topmost layer with the evaporated gold is stronger than the interactions of that same layer with the bottom layers of MX_2 . This enables selective peel-off of the top layer using a thermal release tape which is later stuck onto the target substrate. After that they release thermal tape by put it on a hot plate ($\approx 130^\circ\text{C}$) and the substrate is treated with a mild O_2 plasma to remove the tape residue from the surface. The O_2 plasma power and etching time are kept low to ensure that the gold is not etched away, thereby exposing the underlying monolayer MX_2 . The gold film is then etched by wet etching method, which does not etch the TMDC flakes. The large-area monolayers of TMDC will be obtained after acetone and IPA rinse clean. The size and yield of exfoliated monolayer MoS_2 increase significantly by using this Au-mediated exfoliation method. Figure 5.3 displays the histogram of flake area for the improvement of Au-exfoliated MoS_2 [141].




Figure 28 Histogram of flake areas for tape-exfoliated vs. Au-exfoliated MoS₂

5.2 Experiment details

In our work, we have developed and optimized a monolayer MoS₂ based molecular integration method to exploit the intrinsic redox properties and investigate the memory performance by measuring transistor structure molecular memory. The memory devices based on 11-(Ferrocenyl)undecanethiol molecule (Fe molecule) exhibit nonvolatile flash like behaviors. The memory device based on Fe molecule exhibits a memory window of ~2 V, retention property of the Fe molecular memory also be obtained, and negligible degradation after P/E cycles up to 10⁵.




Figure 29 molecule structure of 11-(Ferrocenyl)undecanethiol

We have fabricated memory cells with Fe molecule/MoS₂ gate stacks structure. Figure 5.4 illustrate the structure of the Fe molecule with the chemical formula: C₂₁H₃₂FeS, this redox-active Fe molecule is bought from Sigma Aldrich company. The connection between MoS₂ and Fe molecule is covalent bond.

The metal-oxide-semiconductor (MOS) field-effect transistor structure, applied in our Flash-based memory devices was fabricated with the redox-active Fe molecule as the charge storage layer. Preparation of Monolayer MoS₂ and Fe molecule attachment on MoS₂ surface are the most important fabrication process steps. Our work is start with a 290 nm SiO₂ film thermally grown on moderate-doped n-type (100) Si wafer substrates ($\sim 10^{17} \text{ cm}^{-3}$ phosphorous doped) by dry oxidation in CMOS oxidation furnace. The 290nm SiO₂ is used for identifying the color of different layer number of MoS₂ under optical microscopy and will be the target substrate for exfoliated MoS₂ monolayer. Monolayer MoS₂ flakes is prepared by Au-mediated mechanical exfoliation method [141].




Figure 30 schematic illustration of the Au exfoliation process.

The detailed process flow is illustrated in Figure 5.5. 100 nm Gold is evaporated onto preliminary tape exfoliated MoS₂ pieces. The gold atoms bond with the chalcogen atoms of the topmost layer of MoS₂. The interaction of the topmost layer with the evaporated gold is stronger than the Van der Waals force interactions of that same layer with the bottom layers of MoS₂. This enables selective peel-off of the topmost layer using a thermal release tape which is later stuck onto the desired target substrate (SiO₂/Si). The thermal tape is then released on a hot plate (~130 °C) by several minutes. After that the substrate is treated with a mild O₂ plasma to remove the tape residue from the surface. The O₂ plasma power and etching time should not be high in order to protect the Au film, thereby exposing the underlying monolayer MoS₂. The gold film is then etched using Gold etchant, which does not harm to the MoS₂ flakes. The exfoliate MoS₂ flakes will be cleaned by Acetone and IPA rinse to remove residues adhere on the MoS₂ surface and obtain the large-area monolayers. Microscope image of exfoliated monolayer MoS₂ on 290 nm SiO₂/Si substrate, lithography patterned MoS₂ sample and MoS₂ sample with evaporated

electrode are displayed in Figure 5.6.




Figure 31 Optical microscope images of (left) a large monolayer MoS₂, (right) patterned MoS₂ stripe and (bottom) MoS₂ with electrode

Monolayer MoS₂ is patterned by photolithography method and then etched by Reactive-ion etching (RIE) in O₂ plasma as the width of monolayer MoS₂ channel is 4 μm. The drain and source electrode 35nm Ti/Au are deposited and patterned on MoS₂ by photolithography and E-beam evaporation, followed by the lift-off. The redox 11-(Ferrocenyl)undecanethiol molecules solution is prepared by dissolving the molecules in toluene solvent, the concentration is 0.1mmol/L. The attachment process of molecules on MoS₂ surface is realized by immersing the substrate in to molecular solution for 3 hours with 70 °C hotplate.

The attachment process is performed in glovebox with N₂ environment. After the molecular film was formed, two cycles of 2 min sonication clean was applied to rinse the attached sample for removing physisorbed residuals on the surface with toluene solvent. The molecular attached samples will immediately load into the Atomic Layer Deposition (ALD) vacuum chamber right after the sonication clean for blocking oxide 30 nm Al₂O₃. The ALD operation temperature is set to 100 °C in case of the instability of organic molecule, with H₂O and TMA as precursors. Finally, a layer of 105 nm Pt is deposited and patterned on the top of the devices as the top gate by photolithography and E-beam evaporation, followed by the lift-off process. We also fabricated the transistor structure with out 11-(Ferrocenyl)undecanethiol attachment process as the control sample for comparison.

5.3 Exfoliated MoS₂ and molecule attachment characterization

Multiple processes have been applied all through the Au-mediated exfoliated MoS₂ flakes, including the scotch tape exfoliation, metal evaporation, thermal tape sticking, Au etching and solvent cleaning. Careful characterization should be applied to monitoring the quality and layer of exfoliated MoS₂ flakes. Raman spectra measurement is applied to characterize the Au-exfoliated MoS₂ flakes. Figure 5.7 shows that the Raman spectra of Au-mediated exfoliated MoS₂ with different layer number (preliminary judged by the optical microscope). As the result, the Raman spectra for Au-mediated exfoliation method monolayer or few layers MoS₂ are identical to those prepared with other method. No new feature or peak position can be found in Raman spectra measurement. The peak position of different layer MoS₂ is nothing different with other report, which demonstrate the flakes

are not strained. The layer number of MoS₂ flakes can be identified by Raman peak positioning, the Raman mapping measurement has been performed and the data is shown in Figure 5.8.




Figure 32 Raman spectra measurement on MoS₂ samples with different layer number




Figure 33 Microscope image of MoS₂ flake contain different layer number and corresponding Raman peak mapping, the color reflects the peak position difference.

In order to monitor the quality of 11-(Ferrocenyl)undecanethiol molecular attachment, XPS measurements were applied on the samples with 11-(Ferrocenyl)undecanethiol film on the MoS₂ surface. To avoid the small sample size, the samples for XPS measurement is made by attaching the 11-(Ferrocenyl)undecanethiol on CVD method MoS₂ film with quartz substrate. As shown in Figure 5.9, Fe 2p peaks can be find easily after the attachment process, while there is no Fe signal before the attachment. The result of XPS measurement demonstrate that the attachment on MoS₂ film is successful and will not be removed by sonication clean. Due to the signal of Fe 2p is so strong, the attached 11-(Ferrocenyl)undecanethiol molecular film is judged as multi-layer.




Figure 34 XPS of the samples with 11-(Ferrocenyl)undecanethiol attached on MoS₂ and Bare MoS₂ before attachment

5.4 Characterization of molecular memory on monolayer MoS₂

The redox-active molecular memory with transistor structure will allow us to use regular electronics characterization metrologies to determine the memory performance of 11-(Ferrocenyl)undecanethiol molecular memory based on monolayer MoS₂. In our work we demonstrate a redox molecular memory with monolayer MoS₂, shows a flash-like memory behavior. The schematic of a 11-(Ferrocenyl)undecanethiol molecular memory cell is shown in Figure 5.10. Molecular film is formed on MoS₂ surface with low cost and total solution process approach. Although the memory characteristics performance is not so good in 11-(Ferrocenyl)undecanethiol molecular memory, it can be improved by further engineering and optimization.




Figure 35 schematic of a MoS₂ based Fe molecular memory cell based on monolayer MoS₂ channel

We have characterized the Au exfoliated method and molecule attachment process by Raman spectra and XPS measurements, showing that the quality of MoS₂ flake is good and 11-(Ferrocenyl)undecanethiol was successfully attached on MoS₂ surfaces. Due to the Schottky contacts between the S/D electrodes and Au-exfoliated monolayer MoS₂, we assume the 11-(Ferrocenyl)undecanethiol molecular devices in Schottky-barrier n-type MOSFET characteristics. Figure 5.11 shows the output characteristics of the molecular FET structure in linear scale. The result show source-drain current versus source-drain voltage (I_{DS} - V_{DS}) curves is quite smooth and well saturated. The contact resistance between monolayer MoS₂ channel and Ti/Au electrode is small enough to affect the FET performance. Overall the molecular memory device functions as a conventional MOSFET.




Figure 36 Output characteristic of MoS₂ based Fe molecular memory with V_{GS} varies from 0V to 12V, with step of 1V.




Figure 37 Transfer characteristics of MoS₂ based Fe molecular memory with $V_{DS} = 100 \text{ mV}$

The transfer characteristics source-drain current vs. gate voltage (I_{DS} - V_{GS}) of the redox molecular memory are displayed in Figure 5.12. From the curve, hysteresis loops are observable at different gate voltage, indicating the charging and discharging occur in the charge storage layers in molecular memory cells, the memory window of the device is showing ~ 2 V with ± 10 V gate voltage sweep range. In contrast, the structure with on redox molecular film shows negligible memory window with the same characterization condition.




Figure 38 P/E switch characterization of MoS₂ based Fe molecular memory

The programing and erasing response speed of MoS₂ based Fe molecular memory memory devices were investigated by observing the threshold voltage change ΔV_{Th} with different P/E pulse width under ± 10 V top gate voltage bias. The P/E operations were performed by applying gate voltage rectangular pulses while the source and drain

electrodes were both grounded. The response speed characteristic is shown in Figure 5.13. The change of threshold voltage mainly due to the stored charge in redox center of Fe molecular film. When applying a positive gate voltage, the electrons will transfer from the MoS₂ monolayer and get stored in Fe molecule redox center and cause the reduction which could be considered as programming operations and result in a positive V_{Th} change. In contrast the application of a negative gate voltage will drive back the stored electrons to the MoS₂ channel, and cause a negative shift of the V_{Th} , which can be defined as erasing operations. This molecular memory shows fast P/E speed derives from the intrinsic fast charging and discharging of Fe molecule, the device shows an observable ΔV_{Th} when applying a +10V, 100 μ s programming gate voltage pulse. The erasing operation threshold voltage shift ΔV_{Th} with a -10 V, 100 μ s is even greater than the one in programming operation. The faster speed in erasing compared with programming can be attribute to the charging at the interface trap states between monolayer MoS₂ and Fe redox molecule. The presence of these states might due to the natural property of the Fe molecule and monolayer MoS₂, or surface defects introduced by Au-mediated exfoliation method and other fabrication steps [142].

The retention characteristics of MoS₂ based Fe molecular memory are measured in room temperature, the results are illustrated in Figure 5.14. The initial program/erase states are defined with ± 10 V, 2 ms gate voltage pulse, respectively. The initial threshold voltage shift (ΔV_{Th}) are 0.25 V for program state and -0.36 V for erase state. Overall, the device shows moderate retention characteristics as ΔV_{Th} had a slight degradation during the measure time of 10^4 s and by extrapolating the tendency line form the experimental data

we estimate the memory window will totally lose after 10^7 s for both states. The result of retention property is due to there is no extra intercalate dielectric layer between the monolayer MoS_2 channel and Fe redox molecule. The redox center which considered as the charge storage site is insulated with MoS_2 channel only by the redox molecule moieties although intrinsic redox behavior of Fe molecule will provide relative robust charge storage states. Another assumption for the retention performance is that part of the injected charge stored in the traps located at Fe molecule/ MoS_2 interface. The charge stored in interface trap states is easy to vertical migration and this leads to a memory window loss in early stage.




Figure 39 Retention characterization of MoS_2 based Fe molecular memory

The endurance characteristic of the MoS₂ based Fe molecular memory were characterized by applying a Program/Erase voltage of ± 10 V with 2ms width at room temperature was applied to top gate(Figure 5.16). Change of V_{FB} after certain numbers of P/E cycles are record. The degradation of ΔV_{FB} negligible when compare with the initial value of program state and erase state after 10,000 cycles, this performance already satisfied the current demand of flash memory application. This memory sample will not fail after even a large number of erase and rewrite cycles indicating high reliability and stable switching endurance property. The good endurance characteristic is derived from the stable valence state of redox center due to the intrinsic redox property of 11-(Ferrocenyl)undecanethiol. Overall the performance of MoS₂ based Fe molecular memory is good, but further optimization is still needed to benefit the retention and P/E speed properties.




Figure 40 Endurance property of MoS₂ based Fe molecular memory

As the previous discussion, the result of retention property is due to no extra intercalate dielectric layer between the monolayer MoS₂ channel and Fe redox molecule. In order to improve the memory performance of MoS₂ based Fe molecular memory. But the 11-(Ferrocenyl)undecanethiol cannot be attached on common dielectric surfaces like Al₂O₃. Monolayer hexagonal boron nitride (h-BN) have the similar crystal structure with graphene and a 5.9 eV bandgap consider as a good 2-D insulator. Due to the wide bandgap monolayer h-BN can be used as a passivation layer or tunneling barrier layer to improve other 2-D materials especially for monolayer TMDCs [143]. By using h-BN, we may optimize the previous molecular memory structure by introducing MoS₂/h-BN/MoS₂ sandwich structure. The monolayer MoS₂ can be better protected by encapsulated with h-BN, and the topmost MoS₂ is acting as the surface for molecular attachment. The h-BN layer will act as the tunneling barrier layer and help to keep the stored charge for a longer period.

5.5 Summary

In this chapter, we have discussed the development of 2-D materials devices and our work on 2-D material based redox molecular memory. The monolayer MoS₂ is prepared by Au-mediated exfoliation method and characterized with optical microscope and Raman spectra measurement. The redox molecular memory devices with 11-(Ferrocenyl)undecanethiol based on MoS₂ channel are fabricated and measured. The redox molecular memory devices based on MoS₂ exhibit memory effect and good endurance property, but the retention characteristic is not so good. Negligible degradation after 10⁴

P/E cycles and slight charge loss over 10^4 s are observed. The performance of retention property should attribute to lack of enough dielectric barrier to keep the stored charge. Structure optimization method has been proposed by introducing the MoS₂/h-BN/MoS₂ stack where h-BN layer act as the tunneling barrier layer.

Chapter 6 Conclusion and Future Work

6.1 Conclusion

In this work, our research is focused on novel non-volatile memory containing redox molecule. The memory cell is fabricated with bottom-up approaches combining with molecular attachment process. The detailed fabrication processes have been explained. The optimization of some fabrication steps was also explored and discussed. The performance of memory characteristics have been analyzed and proposed further improve method. The major efforts of this dissertation are summarized as follows:

(1) Molecular attachment on Si and monolayer MoS₂ have been studied and characterized with CyV, XPS and AFM measurement. The molecular films have been demonstrated with good uniformity and quality. Au-mediated exfoliation method have been performed in preparation of large area MoS₂ for memory cell fabrication.

(2) Redox molecular memory on Si have been fabricated and studied for high-performance non-volatile memory applications. The Si based molecular memory has been demonstrated good P/E speed and excellent retention characteristics. The good performance and low-cost fabrication process make it very attractive for long retention non-volatile memory applications.

(3) Redox molecular memory on monolayer MoS₂ have been fabricated. The memory performances have been characterized and analyzed. The retention property is not so good due to thin tunneling barrier. We proposed new idea to improve the performance of

monolayer MoS₂ based molecular memory.

6.2 Future work

There are some areas we still need to further study and improve upon our recent work. First, we will keep on exploring new molecules with different metal redox center and different chemical structure as new materials is key factor for future development of non-volatile memory. In addition, Further optimization of molecular attachment recipe and device structure are also effective approaches in performance improvement. We will try to improve the retention performance of MoS₂ based molecular memory by using h-BN as tunneling barrier layer. Third, we will study the integration of the molecular memory cells with logic circuit.

References

- [1] S. I. Assoc., "*International Technology Roadmap for Semiconductors* (2013 Update)."
- [2] R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous, and A. R. Leblanc, "Design of ion-implanted MOSFET's with very small physical dimensions (Reprinted from IEEE Journal of Solid-State Circuits, vol 9, pg 256-268, 1974)," *Proceedings of the IEEE*, vol. 87, pp. 668-678, Apr 1999.
- [3] G. E. Moore, "Progress in digital integrated electronics," *IEDM Technical Digest*, pp. 11-13, 1975.
- [4] S. I. Assoc., "*International Technology Roadmap for Semiconductors* (2015 More Moore)"
- [5] E. J. Nowak, "Maintaining the benefits of CMOS scaling when scaling bogs down," *IBM Journal of Research and Development*, vol. 46, pp. 169-180, Mar-May 2002.
- [6] L. Baldi and R. Bez, "The scaling challenges of CMOS and the impact on highdensity non-volatile memories," *Microsystem Technologies-Micro-and Nanosystems-Information Storage and Processing Systems*, vol. 13, pp. 133-138, Jan 2007.
- [7] D. K. Sadana, S. W. Bedell, J. P. de Souza, Y. Sun, E. Kiewra, A. Reznicek, *et al.*, "CMOS Scaling Beyond 22 nm Node," in *Graphene and Emerging Materials for Post-Cmos Applications*. vol. 19, Y. Obeng, S. DeGendt, P. Srinivasan, D. Misra, H. Iwai, Z. Karim, *et al.*, Eds., ed, 2009, pp. 267-274.
- [8] K. Sukegawa, M. Yamaji, K. Yoshie, K. Furumochi, T. Maruyama, H. Morioka, *et al.*, "High-performance 80-nm gate length SOI-CMOS technology with copper and very-low-k interconnects," *Symposium on VLSI Technology, Digest of Technical Papers*, pp. 186-189, Jun 2000.
- [9] M. Ino, H. Sawada, K. Nishimura, M. Urano, H. Suto, S. Date, *et al.*, "0.25 μm CMOS/SIMOX gate array LSI," in *1996 Ieee International Solid-State Circuits Conference, Digest of Technical Papers*. vol. 39, J. H. Wuorinen, Ed., ed, 1996, pp. 86-87.
- [10] R. Chau, J. Kavalieros, B. Roberds, R. Schenker, D. Lionberger, D. Barlage, *et al.*,

"30nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps pMOS gate delays," *IEDM Tech. Dig.*, pp. 45-48, 2000.

[11] X. J. Huang, W. C. Lee, C. Kuo, D. Hisamoto, L. L. Chang, J. Kedzierski, *et al.*, "Sub-50 nm p-channel FinFET," *IEEE Transactions on Electron Devices*, vol. 48, pp. 880-886, May 2001.

[12] D. Gan, C. Hu, G. E. Parker, H. H. Pao, and G. Jolly, "n-p-n Array Yield Improvement in a 0.18- μ m Deep Trench SiGe BiCMOS Process," *IEEE Transactions on Electron Devices*, vol. 59, pp. 590-595, Mar 2012.

[13] L. Chang, D. J. Frank, R. K. Montoye, S. J. Koester, B. L. Ji, P. W. Coteus, *et al.*, "Practical Strategies for Power-Efficient Computing Technologies," *Proceedings of the IEEE*, vol. 98, pp. 215-236, Feb 2010.

[14] C. Yoshida, K. Tsunoda, H. Noshiro, and Y. Sugiyama, "High speed resistive switching in Pt/TiO₂/TiN film for nonvolatile memory application," *Applied Physics Letters*, vol. 91, p. 223510, Nov 2007.

[15] M. H. R. Lankhorst, B. Ketelaars, and R. A. M. Wolters, "Low-cost and nanoscale non-volatile memory concept for future silicon chips," *Nature Materials*, vol. 4, pp. 347-352, Apr 2005.

[16] R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-Based Resistive Switching Memories - Nanoionic Mechanisms, Prospects, and Challenges," *Advanced Materials*, vol. 21, pp. 2632-2663, Jul 2009.

[17] N. Inoue, N. Furutake, A. Toda, M. Tada, and Y. Hayashi, "PZT MIM capacitor with oxygen-doped Ru-electrodes for embedded FeRAM devices," *IEEE Transactions on Electron Devices*, vol. 52, pp. 2227-2235, Oct 2005.

[18] J. Meena, S. Sze, U. Chand, and T.-Y. Tseng, "Overview of emerging nonvolatile memory technologies," *Nanoscale Research Letters*, vol. 9, no. 1, p. 526, 2014.

[19] Tseng TY, Sze SM. Nonvolatile Memories: Materials, Devices and Applications. Lewis Way: American Scientific Publishers; 2012. p. 25650.

[20] G. W. Burr, B. N. Kurdi, J. C. Scott, C. H. Lam, K. Gopalakrishnan, and R. S. Shenoy, "Overview of candidate device technologies for storage-class memory," *IBM Journal of Research and Development*, vol. 52, no. 4.5, pp. 449-464, 2008.

[21] semiconductor market breakdown and 2016 forecasts, eeNEWS

[22] S. K. Lai, "Flash memories: Successes and challenges," *IBM Journal of Research and Development*, vol.

52, no. 4.5, pp. 529–535, 2008.

[23] P. Pavan, R. Bez, P. Olivo, and E. Zanoni, "Flash memory cells - An overview," *Proceedings of the IEEE*, vol. 85, pp. 1248–1271, Aug 1997.

[24] Chih-Wei Hu, Ting-Chang Chang², Chun-Hao Tu, Cheng-Neng Chiang, Chao-Cheng Lin, Simon M. Sze, and Tseung-Yuen Tseng, "NiSiGe nanocrystals for nonvolatile memory devices," *Appl Phys Lett*. Vol. 94, P. 062102, 2009

[25] K. Jiang, X. Ou, X. X. Lan, Z. Y. Cao, X. J. Liu, W. Lu, C. J. Gong, B. Xu, A. D. Li, Y. D. Xia, J. Yin, and Z. G. Liu, "Remarkable charge-trapping efficiency of the memory device with (TiO₂)_{0.8}(Al₂O₃)_{0.1} composite charge-storage dielectric," *Applied Physics Letters*, vol. 104, no. 26, p. 263506, 2014.

[26] Y.-H. Lin, C.-H. Chien, T.-Y. Yang, and T.-F. Lei, "Two-Bit Lanthanum Oxide Trapping Layer Nonvolatile Flash Memory," *Journal of The Electrochemical Society*, vol. 154, no. 7, 2007.

[27] J. Brewer and M. Gill, *Nonvolatile Memory Technologies with Emphasis on Flash: a Comprehensive Guide to Understanding and Using Flash Memory Devices*. Somerset: Wiley, 2011.

[28] K.-H. Wu, H.-C. Chien, C.-C. Chan, T.-S. Chen, and C.-H. Kao, "SONOS Device With Tapered Bandgap Nitride Layer," *IEEE Transactions on Electron Devices*, vol. 52, no. 5, pp. 987–992, 2005.

[29] H.-C. You, T.-H. Hsu, F.-H. Ko, J.-W. Huang, W.-L. Yang, and T.-F. Lei, "SONOS-type flash memory using an HfO₂/sub 2/ as a charge trapping layer deposited by the sol-gel spin-coating method," *IEEE Electron Device Letters*, vol. 27, no. 8, pp. 653–655, 2006.

[30] X. Zhu, Q. Li, D. E. Ioannou, D. Gu, J. E. Bonevich, H. Baumgart, J. S. Suehle, and C. A. Richter, "Fabrication, characterization and simulation of high performance Si nanowire-based non-volatile memory cells," *Nanotechnology*, vol. 22, no. 25, p. 254020, 2011.

[31] Z. Tang, X. Zhu, H. Xu, Y. Xia, J. Yin, Z. Liu, A. Li, and F. Yan, "Impact of the interfaces in the charge trap layer on the storage characteristics of ZrO₂/Al₂O₃ nanolaminate-based charge trap flash memory cells," *Materials Letters*, vol. 92, pp. 21–24, 2013.

[32] T.-S. Chen, K.-H. Wu, H. Chung, and C.-H. Kao, "Performance Improvement of SONOS Memory by Bandgap Engineering of Charge-Trapping Layer," *IEEE Electron Device Letters*, vol. 25, no. 4, pp. 205–207, 2004.

[33] S. Haddad, C. Chang, B. Swaminathan, and J. Lien, "Degradations due to hole trapping in flash memory

cells,” *IEEE Electron Device Letters*, vol. 10, no. 3, pp. 117–119, 1989.

[34] X. Lan, X. Ou, Y. Cao, S. Tang, C. Gong, B. Xu, Y. Xia, J. Yin, A. Li, F. Yan, and Z. Liu, “The effect of thermal treatment induced inter-diffusion at the interfaces on the charge trapping performance of HfO₂/Al₂O₃ nanolaminate-based memory devices,” *Journal of Applied Physics*, vol. 114, no. 4, p. 044104, 2013.

[35] P. Xuan, M. She, B. Harteneck, A. Liddle, J. Bokor, and T.-J. King, “FinFET SONOS flash memory for embedded applications,” *IEEE International Electron Devices Meeting 2003*.

[36] T. Sugizaki *et al.*, “Novel multi-bit SONOS type flash memory using a high-k charge trapping layer,” *2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407)*, Kyoto, Japan, 2003, pp. 27-28.

[37] T. Hsu, H. You, F. Ko, and T. Leia “PolySi-SiO₂-ZrO₂-SiO₂-Si Flash Memory Incorporating a Sol-Gel-Derived ZrO₂ Charge Trapping Layer,” *J. Electrochem. Soc.* 2006 volume 153, issue 11, G934-G937

[38] A. Hauch, S. Jensen, J. B. Bilde-Sørensen and M. Mogensen, “Silica Segregation in the Ni/YSZ Electrode” *J. Electrochem. Soc.* 2007 volume 154, issue 7, A619-A626

[39] C.-H. Lee, S.-H. Hur, Y.-C. Shin, J.-H. Choi, D.-G. Park, and K. Kim, “Charge-trapping device structure of SiO₂/SiN_x/high-k dielectric Al₂O₃ for high-density flash memory,” *Applied Physics Letters*, vol. 86, no. 15, p. 152908, 2005.

[40] C.-H. Lin and Y. Kuo, “Nanocrystalline ruthenium oxide embedded zirconium-doped hafnium oxide high-k nonvolatile memories,” *Journal of Applied Physics*, vol. 110, no. 2, p. 024101, 2011.

[41] H. Zhu and Q. Li, “Novel Molecular Non-Volatile Memory: Application of Redox-Active Molecules,” *Applied Sciences*, vol. 6, no. 1, p. 7, 2015.

[42] F. Meng, Y.-M. Hervault, Q. Shao, B. Hu, L. Norel, S. Rigaut, and X. Chen, “Orthogonally modulated molecular transport junctions for resettable electronic logic gates,” *Nature Communications*, vol. 5, no. 1, 2014.

[43] J. C. Scott and L. D. Bozano, “Nonvolatile Memory Elements Based on Organic Materials,” *Advanced Materials*, vol. 19, no. 11, pp. 1452–1463, 2007.

- [44] M. Chhatwal, A. Kumar, S. K. Awasthi, M. Zharnikov, and R. D. Gupta, "An Electroactive Metallo-Polypyrene Film As A Molecular Scaffold For Multi-State Volatile Memory Devices," *The Journal of Physical Chemistry C*, vol. 120, no. 4, pp. 2335–2342, 2016.
- [45] M. Chhatwal, A. Kumar, R. D. Gupta, and S. K. Awasthi, "A pyrene-based electropolymerized film as a solid-state platform for multi-bit memory storage and fluorescence sensing of nitroaromatics in aqueous solutions," *Journal of Materials Chemistry C*, vol. 4, no. 19, pp. 4129–4133, 2016.
- [46] A. Kumar, M. Chhatwal, D. A. Cristaldi, S. K. Awasthi, R. D. Gupta, and A. Gulino, "Chromogenic Homo-Dinuclear Ruthenium(II) Monolayer as a Tunable Molecular Memory Module for Multibit Information Storage," *The Journal of Physical Chemistry C*, vol. 119, no. 9, pp. 5138–5145, 2015.
- [47] C.-W. Tseng, D.-C. Huang, and Y.-T. Tao, "Organic Transistor Memory with a Charge Storage Molecular Double-Floating-Gate Monolayer," *ACS Applied Materials & Interfaces*, vol. 7, no. 18, pp. 9767–9775, 2015.
- [48] W. Lv, H. Wang, L. Jia, X. Tang, C. Lin, L. Yuwen, L. Wang, W. Huang, and R. Chen, "Tunable Nonvolatile Memory Behaviors of PCBM–MoS₂ 2D Nanocomposites through Surface Deposition Ratio Control," *ACS Applied Materials & Interfaces*, vol. 10, no. 7, pp. 6552–6559, 2018.
- [49] H.-Y. Chi, H.-W. Hsu, S.-H. Tung, and C.-L. Liu, "Nonvolatile Organic Field-Effect Transistors Memory Devices Using Supramolecular Block Copolymer/Functional Small Molecule Nanocomposite Electret," *ACS Applied Materials & Interfaces*, vol. 7, no. 10, pp. 5663–5673, 2015.
- [50] S.-W. Cheng, T. Han, T.-Y. Huang, Y.-H. C. Chien, C.-L. Liu, B. Z. Tang, and G.-S. Liou, "Novel Organic Phototransistor-Based Nonvolatile Memory Integrated with UV-Sensing/Green-Emissive Aggregation Enhanced Emission (AEE)-Active Aromatic Polyamide Electret Layer," *ACS Applied Materials & Interfaces*, vol. 10, no. 21, pp. 18281–18288, 2018.
- [51] W. Y. Kim, H.-D. Kim, T.-T. Kim, H.-S. Park, K. Lee, H. J. Choi, S. H. Lee, J. Son, N. Park, and B. Min, "Graphene–ferroelectric metadevices for nonvolatile memory and reconfigurable logic-gate operations," *Nature Communications*, vol. 7, no. 1, 2016.
- [52] W.-Y. Lee, H.-C. Wu, C. Lu, B. D. Naab, W.-C. Chen, and Z. Bao, "n-Type Doped Conjugated Polymer for Nonvolatile Memory," *Advanced Materials*, vol. 29, no. 16, p. 1605166, 2017.
- [53] Y. Zhou, S.-T. Han, Y. Yan, L. Zhou, L.-B. Huang, J. Zhuang, P. Sonar, and V. A. L. Roy, "Ultra-flexible nonvolatile memory based on donor-acceptor diketopyrrolopyrrole polymer blends," *Scientific Reports*, vol. 5, no. 1, 2015.

- [54] C. P. Collier, "Electronically Configurable Molecular-Based Logic Gates," *Science*, vol. 285, no. 5426, pp. 391–394, 1999.
- [55] C. P. Collier, "A [2]Catenane-Based Solid State Electronically Reconfigurable Switch," *Science*, vol. 289, no. 5482, pp. 1172–1175, 2000.
- [56] Y. Chen, D. A. A. Ohlberg, X. Li, D. R. Stewart, R. S. Williams, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, D. L. Olynick, and E. Anderson, "Nanoscale molecular-switch devices fabricated by imprint lithography," *Applied Physics Letters*, vol. 82, no. 10, pp. 1610–1612, 2003.
- [57] A. R. Pease, J. O. Jeppesen, J. F. Stoddart, Y. Luo, C. P. Collier, and J. R. Heath, "Switching Devices Based on Interlocked Molecules†," *Accounts of Chemical Research*, vol. 34, no. 6, pp. 433–444, 2001.
- [58] Chen, Y.; Jung, G.-Y.; Ohlberg, D.A.A.; Li, X.; Stewart, D.R.; Jeppesen, J.O.; Nielsen, K.A.; Stoddart, J.F.; Williams, R.S. *Nanoscale molecular-switch crossbar circuits*. *Nanotechnology* 2003, 14, 462–468.
- [59] J. R. Heath, "A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology," *Science*, vol. 280, no. 5370, pp. 1716–1721, 1998.
- [60] D. R. Stewart, D. A. A. Ohlberg, P. A. Beck, Y. Chen, R. S. Williams, J. O. Jeppesen, K. A. Nielsen, and J. F. Stoddart, "Molecule-Independent Electrical Switching in Pt/Organic Monolayer/Ti Devices," *Nano Letters*, vol. 4, no. 1, pp. 133–136, 2004.
- [61] J. R. Heath, "More on Molecular Electronics," *Science*, vol. 303, no. 5661, pp. 1136c–1137, 2004.
- [62] S. Kubatkin, A. Danilov, M. Hjort, J. Cornil, J.-L. Brédas, N. Stuhr-Hansen, P. Hedegård, and T. Bjørnholm, "Single-electron transistor of a single organic molecule with access to several redox states," *Nature*, vol. 425, no. 6959, pp. 698–701, 2003.
- [63] J. Tour, W. V. Zandt, C. Husband, S. Husband, L. Wilson, P. Franzon, and D. Nackashi, "Nanocell logic gates for molecular computing," *IEEE Transactions on Nanotechnology*, vol. 1, no. 2, pp. 100–109, 2002.
- [64] Tour, J.M.; Cheng, L.; Nackashi, D.P.; Yao, Y.; Flatt, A.K.; St. Angelo, S.K.; Mallouk, T.E.; Franzon, P.D. Nanocell electronic memories. *J. Am. Chem. Soc.* Vol. 125, pp 13279–13283. 2003.
- [65] C. Zhou, M. R. Deshpande, M. A. Reed, L. Jones, and J. M. Tour, "Nanoscale metal/self-assembled monolayer/metal heterostructures," *Applied Physics Letters*, vol. 71, no. 5, pp. 611–613, 1997.

- [66] M. A. Reed, "Conductance of a Molecular Junction," *Science*, vol. 278, no. 5336, pp. 252–254, 1997.
- [67] J. Chen, "Large On-Off Ratios and Negative Differential Resistance in a Molecular Electronic Device," *Science*, vol. 286, no. 5444, pp. 1550–1552, 1999.
- [68] J. Chen, M. A. Reed, C. L. Asplund, A. M. Cassell, M. L. Myrick, A. M. Rawlett, J. M. Tour, and P. G. V. Patten, "Placement of conjugated oligomers in an alkanethiol matrix by scanned probe microscope lithography," *Applied Physics Letters*, vol. 75, no. 5, pp. 624–626, 1999.
- [69] "Recent Advances in Molecular Electronics and Bio-electronics," *Japanese Journal of Applied Physics*, vol. 55, no. 3S2, 2016.
- [70] C. Miramond and D. Vuillaume, "1-octadecene monolayers on Si(111) hydrogen-terminated surfaces: Effect of substrate doping," *Journal of Applied Physics*, vol. 96, no. 3, pp. 1529–1536, 2004.
- [71] J. Collet and D. Vuillaume, "Nano-field effect transistor with an organic self-assembled monolayer as gate insulator," *Applied Physics Letters*, vol. 73, no. 18, pp. 2681–2683, 1998.
- [72] X. L. Chen, Z. Bao, J. H. Schön, A. J. Lovinger, Y.-Y. Lin, B. Crone, A. Dodabalapur, and B. Batlogg, "Ion-modulated ambipolar electrical conduction in thin-film transistors based on amorphous conjugated polymers," *Applied Physics Letters*, vol. 78, no. 2, pp. 228–230, 2001.
- [73] M. Halik, "Low-voltage organic thin film transistors and circuits with molecular gate dielectrics," *Organic Field-Effect Transistors IV*, 2005.
- [74] Q. Li, G. Mathur, M. Homsí, S. Surthi, V. Misra, V. Malinovskii, K.-H. Schweikart, L. Yu, J. S. Lindsey, Z. Liu, R. B. Dabke, A. Yasseri, D. F. Bocian, and W. G. Kuhr, "Capacitance and conductance characterization of ferrocene-containing self-assembled monolayers on silicon surfaces for memory applications," *Applied Physics Letters*, vol. 81, no. 8, pp. 1494–1496, 2002.
- [75] Q. Zhao, Y. Luo, S. Surthi, Q. Li, G. Mathur, S. Gowda, P. R. Larson, M. B. Johnson, and V. Misra, "Redox-active monolayers on nano-scale silicon electrodes," *Nanotechnology*, vol. 16, no. 2, pp. 257–261, 2005.
- [76] K. M. Roth, N. Dontha, R. B. Dabke, D. T. Gryko, C. Clausen, J. S. Lindsey, D. F. Bocian, and W. G. Kuhr, "Molecular approach toward information storage based on the redox properties of porphyrins in self-assembled monolayers," *Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures*, vol. 18, no. 5, p. 2359, 2000.

- [77] Q. Li, S. Surthi, G. Mathur, S. Gowda, V. Misra, T. A. Sorenson, R. C. Tenent, W. G. Kuhr, S.-I. Tamaru, J. S. Lindsey, Z. Liu, and D. F. Bocian, "Electrical characterization of redox-active molecular monolayers on SiO₂ for memory applications," *Applied Physics Letters*, vol. 83, no. 1, pp. 198–200, 2003.
- [78] Q. Li, G. Mathur, S. Gowda, S. Surthi, Q. Zhao, L. Yu, J. S. Lindsey, D. F. Bocian, and V. Misra, "Multibit Memory Using Self-Assembly of Mixed Ferrocene/Porphyrin Monolayers on Silicon," *Advanced Materials*, vol. 16, no. 2, pp. 133–137, 2004.
- [79] Q. Li, S. Surthi, G. Mathur, S. Gowda, Q. Zhao, T. A. Sorenson, R. C. Tenent, K. Muthukumaran, J. S. Lindsey, and V. Misra, "Multiple-bit storage properties of porphyrin monolayers on SiO₂," *Applied Physics Letters*, vol. 85, no. 10, pp. 1829–1831, 2004.
- [80] Q. Li. *Approach towards Hybrid Silicon/Molecular Electronics for Memory Applications*. Ph.D. Thesis, North Carolina State University, Raleigh, NC, USA, October 2004.
- [81] H. Zhu. Novel non-volatile memory and topological insulator field-effect transistors. Ph.D. Thesis, George Mason University, Fairfax, VA, USA, 2013.
- [82] Z. Chen, B. Lee, S. Sarkar, S. Gowda, and V. Misra, "A molecular memory device formed by HfO₂ encapsulation of redox-active molecules," *Applied Physics Letters*, vol. 91, no. 17, p. 173111, 2007.
- [83] M. J. Preiner and N. A. Melosh, "Creating large area molecular electronic junctions using atomic layer deposition," *Applied Physics Letters*, vol. 92, no. 21, p. 213301, 2008.
- [84] J. Shaw, Y.-W. Zhong, K. J. Hughes, T.-H. Hou, H. Raza, S. Rajwade, J. Bellfy, J. R. Engstrom, H. D. Abruna, and E. C. Kan, "Integration of Self-Assembled Redox Molecules in Flash Memory Devices," *IEEE Transactions on Electron Devices*, vol. 58, no. 3, pp. 826–834, 2011.
- [85] J. Shaw, Q. Xu, S. Rajwade, T.-H. Hou, and E. C. Kan, "Redox Molecules for a Resonant Tunneling Barrier in Nonvolatile Memory," *IEEE Transactions on Electron Devices*, vol. 59, no. 4, pp. 1189–1198, 2012.
- [86] T.-H. Hou, U. Ganguly, and E. C. Kan, "Fermi-Level Pinning in Nanocrystal Memories," *IEEE Electron Device Letters*, vol. 28, no. 2, pp. 103–106, 2007.
- [87] T. Nishimura, K. Kita, and A. Toriumi, "Effect of Ultra-thin Al₂O₃ Insertion on Fermi-level Pinning at Metal/Ge Interface," *Extended Abstracts of the 2007 International Conference on Solid State Devices and Materials*, 2007.

- [88] S. Lenfant, D. Guerin, F. T. Van, C. Chevrot, S. Palacin, J. P. Bourgoin, O. Bouloussa, F. Rondelez, and D. Vuillaume, "Electron Transport through Rectifying Self-Assembled Monolayer Diodes on Silicon: Fermi-Level Pinning at the Molecule–Metal Interface," *The Journal of Physical Chemistry B*, vol. 110, no. 28, pp. 13947–13958, 2006.
- [89] H. Zhu, C. A. Hacker, S. J. Pookpanratana, C. A. Richter, H. Yuan, H. Li, O. Kirillov, D. E. Ioannou, and Q. Li, "Non-volatile memory with self-assembled ferrocene charge trapping layer," *Applied Physics Letters*, vol. 103, no. 5, p. 053102, 2013.
- [90] S. S. Chou, M. De, J. Kim, S. Byun, C. Dykstra, J. Yu, J. Huang, and V. P. Dravid, "Ligand Conjugation of Chemically Exfoliated MoS₂," *Journal of the American Chemical Society*, vol. 135, no. 12, pp. 4584–4587, 2013.
- [91] S. H. Cho, D. I. Lee, J. H. Jung, and T. W. Kim, "Electrical bistabilities and memory stabilities of nonvolatile bistable devices fabricated utilizing C60 molecules embedded in a polymethyl methacrylate layer," *Nanotechnology*, vol. 20, no. 34, p. 345204, 2009.
- [92] A. Aviram and M. A. Ratner, "Molecular Rectifiers," *Chemical Physics Letters*, vol. 29, pp. 277-283, Nov 1974
- [93] B. Mann and H. Kuhn, "Tunneling through Fatty Acid Salt Monolayers," *Journal of Applied Physics*, vol. 42, pp. 4398-4405, Oct 1971.
- [94] J. R. Heath, "Molecular Electronics," in *Annual Review of Materials Research*, vol. 39, ed, 2009, pp. 1-23.
- [95] H. Zhu, S. J. Pookpanratana, J. E. Bonevich, S. N. Natoli, C. A. Hacker, T. Ren, J. S. Suehle, C. A. Richter, and Q. Li, "Correction to Redox-Active Molecular Nanowire Flash Memory for High-Endurance and High-Density Nonvolatile Memory Applications," *ACS Applied Materials & Interfaces*, vol. 8, no. 30, pp. 19842–19842, 2016.
- [96] K. T. Wong and S. F. Bent, "Pericyclic Reactions of Organic Molecules at Semiconductor Surfaces," *Functionalization of Semiconductor Surfaces*, pp. 51–88, 2012.
- [97] Z. M. Liu, A. A. Yasseri, J. S. Lindsey, and D. F. Bocian, "Molecular memories that survive silicon device processing and real-world operation," *Science*, vol. 302, pp. 1543-1545, Nov 2003

- [98] P. Siebeneicher, H. Kleemann, K. Leo, and B. Lüssem, “Non-volatile organic memory devices comprising SiO₂ and C₆₀ showing 10⁴ switching cycles,” *Applied Physics Letters*, vol. 100, no. 19, p. 193301, 2012.
- [99] J. Xiao, Z. Yin, Y. Wu, J. Guo, Y. Cheng, H. Li, Y. Huang, Q. Zhang, J. Ma, F. Boey, H. Zhang, and Q. Zhang, “Chemical Reaction Between Ag Nanoparticles and TCNQ Microparticles in Aqueous Solution,” *Small*, vol. 7, no. 9, pp. 1242–1246, 2011.
- [100] B. Cho, S. Song, Y. Ji, and T. Lee, “Organic resistive memory devices: Performance enhancement and advanced integration architecture,” *2011 IEEE Nanotechnology Materials and Devices Conference*, 2011.
- [101] H. Jiang, H. Zhao, K. K. Zhang, X. Chen, C. Kloc, and W. Hu, “Organic Field-Effect Transistors: High-Performance Organic Single-Crystal Field-Effect Transistors of Indolo[3,2-b]carbazole and Their Potential Applications in Gas Controlled Organic Memory Devices (Adv. Mater. 43/2011),” *Advanced Materials*, vol. 23, no. 43, pp. 5074–5074, 2011.
- [102] T.-H. Hou, U. Ganguly, and E. C. Kan, “Programmable molecular orbital states of C₆₀ from integrated circuits,” *Applied Physics Letters*, vol. 89, no. 25, p. 253113, 2006.
- [103] B. Radha, A. A. Sagade, and G. U. Kulkarni, “Metal-organic molecular device for non-volatile memory storage,” *Applied Physics Letters*, vol. 105, no. 8, p. 083103, 2014.
- [104] C. Wang, P. Gu, B. Hu, and Q. Zhang, “Recent progress in organic resistance memory with small molecules and inorganic–organic hybrid polymers as active elements,” *Journal of Materials Chemistry C*, vol. 3, no. 39, pp. 10055–10065, 2015.
- [105] S. Paul, “Realization of Nonvolatile Memory Devices Using Small Organic Molecules and Polymer,” *IEEE Transactions On Nanotechnology*, vol. 6, no. 2, pp. 191–195, 2007.
- [106] P.-Y. Gu, J. Gao, C.-J. Lu, W. Chen, C. Wang, G. Li, F. Zhou, Q.-F. Xu, J.-M. Lu, and Q. Zhang, “Synthesis of tetranitro-oxacalix[4]arene with oligoheteroacene groups and its nonvolatile ternary memory performance,” *Mater. Horiz.*, vol. 1, no. 4, pp. 446–451, 2014.
- [107] P.-Y. Gu, F. Zhou, J. Gao, G. Li, C. Wang, Q.-F. Xu, Q. Zhang, and J.-M. Lu, “Synthesis, Characterization, and Nonvolatile Ternary Memory Behavior of a Larger Heteroacene with Nine Linearly Fused Rings and Two Different Heteroatoms,” *Journal of the American Chemical Society*, vol. 135, no. 38, pp. 14086–14089, 2013.

- [108] C. Li, W. Fan, B. Lei, D. Zhang, S. Han, T. Tang, *et al.*, "Multilevel memory based on molecular devices," *Applied Physics Letters*, vol. 84, p. 1949-1951, 2004.
- [109] J. Yu, S. Mathew, B. S. Flavel, M. R. Johnston, and J. G. Shapter, "Ruthenium Porphyrin Functionalized Single-Walled Carbon Nanotube Arrays A Step Toward Light Harvesting Antenna and Multibit Information Storage," *Journal of the American Chemical Society*, vol. 130, no. 27, pp. 8788–8796, 2008.
- [110] S. Pookpanratana, H. Zhu, E. G. Bittle, S. N. Natoli, T. Ren, C. A. Richter, Q. Li, and C. A. Hacker, "Non-volatile memory devices with redox-active diruthenium molecular compound," *Journal of Physics: Condensed Matter*, vol. 28, no. 9, p. 094009, 2016.
- [111] S. Pookpanratana, I. Savchenko, S. N. Natoli, S. P. Cummings, L. J. Richter, J. W. F. Robertson, C. A. Richter, T. Ren, and C. A. Hacker, "Attachment of a Diruthenium Compound to Au and SiO₂/Si Surfaces by 'Click' Chemistry," *Langmuir*, vol. 30, no. 34, pp. 10280–10289, 2014.
- [112] G. Mathur, S. Gowda, Q. Li, S. Surthi, Q. Zhao, and V. Misra, "Properties of Functionalized Redox-Active Monolayers on Thin Silicon Dioxide—A Study of the Dependence of Retention Time on Oxide Thickness," *IEEE Transactions On Nanotechnology*, vol. 4, no. 2, pp. 278–283, 2005.
- [113] M. J. Preiner and N. A. Melosh, "Creating large area molecular electronic junctions using atomic layer deposition," *Applied Physics Letters*, vol. 92, no. 21, p. 213301, 2008.
- [114] W.-Z. Chen, P. E. Fanwick, and T. Ren, "Dendronized Diruthenium Compounds via the Copper(I)-Catalyzed Click Reaction," *Inorganic Chemistry*, vol. 46, no. 9, pp. 3429–3431, 2007.
- [115] K. S. Novoselov, "Electric Field Effect in Atomically Thin Carbon Films," *Science*, vol. 306, no. 5696, pp. 666–669, 2004.
- [116] L. Liu, J. P. Xu, F. Ji, J. X. Chen, and P. T. Lai, "Improved memory characteristics by NH₃-nitrided GdO as charge storage layer for nonvolatile memory applications," *Applied Physics Letters*, vol. 101, no. 3, p. 033501, 2012.
- [117] C. R. Dean, A. F. Young, I. Meric, C. Lee, L. Wang, S. Sorgenfrei, K. Watanabe, T. Taniguchi, P. Kim, K. L. Shepard, and J. Hone, "Boron nitride substrates for high-quality graphene electronics," *Nature Nanotechnology*, vol. 5, no. 10, pp. 722–726, 2010.
- [118] A. Ramasubramaniam and D. Naveh, "Mn-doped monolayer MoS₂: An atomically thin dilute magnetic semiconductor," *Physical Review B*, vol. 87, no. 19, 2013.

- [119] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, “Single-layer MoS₂ transistors,” *Nat. Nanotechnol.*, vol. 6, no. 3, pp. 147–150, Mar. 2011.
- [120] L. Britnell, R. V. Gorbachev, R. Jalil, B. D. Belle, F. Schedin, A. Mishchenko, T. Georgiou, M. I. Katsnelson, L. Eaves, S. V. Morozov, N. M. R. Peres, J. Leist, A. K. Geim, K. S. Novoselov, and L. A. Ponomarenko, “Field-Effect Tunneling Transistor Based on Vertical Graphene Heterostructures,” *Science*, vol. 335, no. 6071, pp. 947–950, 2012.
- [121] L. Britnell, R. V. Gorbachev, R. Jalil, B. D. Belle, F. Schedin, M. I. Katsnelson, L. Eaves, S. V. Morozov, A. S. Mayorov, N. M. R. Peres, A. H. C. Neto, J. Leist, A. K. Geim, L. A. Ponomarenko, and K. S. Novoselov, “Electron Tunneling through Ultrathin Boron Nitride Crystalline Barriers,” *Nano Letters*, vol. 12, no. 3, pp. 1707–1710, 2012.
- [122] Y. Yoon, K. Ganapathi, and S. Salahuddin, “How Good Can Monolayer MoS₂ Transistors Be?,” *Nano Letters*, vol. 11, no. 9, pp. 3768–3773, 2011.
- [123] A. D. Bartolomeo, L. Iemmo, F. Giubileo, G. Luongo, F. Urban, and A. Grillo, “Persistent Photoconductivity, Hysteresis and Field Emission in MoS₂ Back-Gate Field-Effect Transistors,” *2018 IEEE 13th Nanotechnology Materials and Devices Conference (NMDC)*, 2018.
- [124] Y. Kuo, “(Invited) Mechanism and Performance of Floating-Gate a-Si:H TFT Nonvolatile Memory Devices,” 2010.
- [125] E. U. Stützel, M. Burghard, K. Kern, F. Traversi, F. Nichele, and R. Sordan, “A Graphene Nanoribbon Memory Cell,” *Small*, vol. 6, no. 24, pp. 2822–2825, 2010.
- [126] M. Osada and T. Sasaki, “ChemInform Abstract: Two-Dimensional Dielectric Nanosheets: Novel Nanoelectronics from Nanocrystal Building Blocks,” *ChemInform*, vol. 43, no. 10, 2012.
- [127] S. Bertolazzi, J. Brivio, and A. Kis, “Stretching and Breaking of Ultrathin MoS₂,” *ACS Nano*, vol. 5, no. 12, pp. 9703–9709, 2011.
- [128] J. N. Coleman and E. A. E. Al., “ChemInform Abstract: Two-Dimensional Nanosheets Produced by Liquid Exfoliation of Layered Materials,” *ChemInform*, vol. 42, no. 18, 2011.
- [129] J. Moser, A. Barreiro, and A. Bachtold, “Current-induced cleaning of graphene,” *Applied Physics Letters*, vol. 91, no. 16, p. 163513, 2007.

- [130] J. Yu, G. Liu, A. V. Sumant, V. Goyal, and A. A. Balandin, “Graphene-on-Diamond Devices with Increased Current-Carrying Capacity: Carbon sp²-on-sp³ Technology,” *Nano Letters*, vol. 12, no. 3, pp. 1603–1608, 2012.
- [131] Y.-J. Yu, Y. Zhao, S. Ryu, L. E. Brus, K. S. Kim, and P. Kim, “Tuning the Graphene Work Function by Electric Field Effect,” *Nano Letters*, vol. 9, no. 10, pp. 3430–3434, 2009.
- [132] X. Li, W. Cai, J. An, S. Kim, J. Nah, D. Yang, R. Piner, A. Velamakanni, I. Jung, E. Tutuc, S. K. Banerjee, L. Colombo, and R. S. Ruoff, “Large-Area Synthesis of High-Quality and Uniform Graphene Films on Copper Foils,” *Science*, vol. 324, no. 5932, pp. 1312–1314, 2009.
- [133] W. Park, J.-W. Min, S. F. Shaikh, and M. M. Hussain, “Stable MoS₂ Field-Effect Transistors Using TiO₂ Interfacial Layer at Metal/MoS₂ Contact,” *physica status solidi (a)*, vol. 214, no. 12, p. 1700534, 2017.
- [134] V. K. Sangwan, H. N. Arnold, D. Jariwala, T. J. Marks, L. J. Lauhon, and M. C. Hersam, “Low-Frequency Electronic Noise in Single-Layer MoS₂ Transistors,” *Nano Letters*, vol. 13, no. 9, pp. 4351–4355, 2013.
- [135] S. Bertolazzi, D. Krasnozhan, and A. Kis, “Nonvolatile Memory Cells Based on MoS₂/Graphene Heterostructures,” *ACS Nano*, vol. 7, no. 4, pp. 3246–3252, 2013.
- [136] S. Das, M. Dubey, and A. Roelofs, “High gain, low noise, fully complementary logic inverter based on bi-layer WSe₂ field effect transistors,” *Applied Physics Letters*, vol. 105, no. 8, p. 083511, 2014.
- [137] G. Z. Magda, J. Pető, G. Dobrik, C. Hwang, L. P. Biró, and L. Tapasztó, “Exfoliation of large-area transition metal chalcogenide single layers,” *Scientific Reports*, vol. 5, no. 1, 2015.
- [138] C.-L. Hsu, C.-T. Lin, J.-H. Huang, C.-W. Chu, K.-H. Wei, and L.-J. Li, “Layer-by-Layer Graphene/TCNQ Stacked Films as Conducting Anodes for Organic Solar Cells,” *ACS Nano*, vol. 6, no. 6, pp. 5031–5039, 2012.
- [139] E. Pensa, E. Cortés, G. Corthey, P. Carro, C. Vericat, M. H. Fonticelli, G. Benítez, A. A. Rubert, and R. C. Salvarezza, “The Chemistry of the Sulfur–Gold Interface: In Search of a Unified Model,” *Accounts of Chemical Research*, vol. 45, no. 8, pp. 1183–1192, 2012.
- [140] H. Häkkinen, “The gold–sulfur interface at the nanoscale,” *Nature Chemistry*, vol. 4, no. 6, pp. 443–455, 2012.

- [141] S. B. Desai, S. R. Madhvapathy, M. Amani, D. Kiriya, M. Hettick, M. Tosun, Y. Zhou, M. Dubey, J. W. Ager, D. Chrzan, and A. Javey, “Gold-Mediated Exfoliation of Ultralarge Optoelectronically-Perfect Monolayers,” *Advanced Materials*, vol. 28, no. 21, pp. 4053–4058, 2016.
- [142] W. Liu, W. Cao, J. Kang, and K. Banerjee, “(Invited) High-Performance Field-Effect-Transistors on Monolayer-WSe₂,” *ECS Transactions*, vol. 58, no. 7, pp. 281–285, 2013.
- [143] D. Li, X. Wang, Q. Zhang, L. Zou, X. Xu, and Z. Zhang, “Nonvolatile Floating-Gate Memories Based on Stacked Black Phosphorus-Boron Nitride-MoS₂ Heterostructures,” *Advanced Functional Materials*, vol. 25, no. 47, pp. 7360–7365, 2015.

Biography

Kai Jiang was born in Jingdezhen, Jiangxi, China in 1990. He received the B.S. degree in materials science and engineering from Central South University, Changsha, China in 2012, and the M.S. degree in materials physics and chemistry from Nanjing University, Nanjing, China in 2015, where he is currently pursuing the Ph.D. degree in molecular non-volatile memory.