Fair and Comprehensive Comparison of Hardware Performance of SHA-3 Round 2 Candidates Using FPGAs
Date
2010-11-01
Authors
Homsirikamol, Ekawat
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
In 2007, National Institute of Standards and Technology has announced a contest for a new American cryptographic hash function standard, called SHA-3. At the time of writing, after eliminating 37 algorithms in Round 1, due to security and performance weaknesses, only 14 Round 2 candidate algorithms remain in the competition. A comprehensive methodology for fair comparison of hash algorithms competing in the SHA-3 contest from the point of view of hardware performance in FPGAs has been proposed in this thesis. Based on this methodology, hardware designs optimized for the maximum throughput to area ratio have been developed for all Round 2 SHA-3 candidates. The obtained results have been compared with results from other groups. In our study, only three candidates, namely CubeHash, Keccak and Lu a, have consistently outperformed SHA-2 in terms of the throughput to area ratio for both 256 and 512 bits versions of all hash algorithms.
Description
Keywords
FPGA, Performance evaluation, SHA, Hash