Developing an Integrated Environment for Detecting and Mitigating Side-channel and Fault Attacks on Hardware Platforms

Simple item page
dc.contributor.advisorKaps, Jens-Peter
dc.contributor.authorVelegalati, Rajesh
dc.creatorVelegalati, Rajesh
dc.date.accessioned2015-07-29T18:42:50Z
dc.date.available2015-07-29T18:42:50Z
dc.date.issued2015
dc.description.abstractRecent years have seen a dramatic increase of market adoption and utility
dc.format.extent177 pages
dc.identifier.urihttps://hdl.handle.net/1920/9706
dc.language.isoen
dc.rightsCopyright 2015 Rajesh Velegalati
dc.subjectComputer engineering
dc.subjectElectrical engineering
dc.subjectCryptography
dc.subjectDDL Countermeasure
dc.subjectFault Injection Attacks
dc.subjectFPGAs
dc.subjectSecurity
dc.subjectSide-Channel Attacks
dc.titleDeveloping an Integrated Environment for Detecting and Mitigating Side-channel and Fault Attacks on Hardware Platforms
dc.typeDissertation
thesis.degree.disciplineElectrical and Computer Engineering
thesis.degree.grantorGeorge Mason University
thesis.degree.levelDoctoral

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Velegalati_gmu_0883E_10899.pdf
Size:
9.91 MB
Format:
Adobe Portable Document Format
Download

Collections

College of Engineering and Computing