Securing Light Weight Cryptographic Implementations on FPGAs Using Dual Rail with Pre-Charge Logic

Simple item page
dc.contributor.authorVelegalati, Rajesh
dc.creatorVelegalati, Rajesh
dc.date2009-07-31
dc.date.accessioned2009-09-28T17:14:15Z
dc.date.availableNO_RESTRICTION
dc.date.available2009-09-28T17:14:15Z
dc.date.issued2009-09-28T17:14:15Z
dc.description.abstractRecent advances in Field Programmable Gate Array (FPGA) technology are bound to make FPGAs a popular platform for battery powered devices. Many applications of such devices are mission critical and require the use of cryptographic algorithms to provide the desired security. However, Differential Power Analysis (DPA) attacks pose a severe threat against otherwise secure cryptographic implementations. Current techniques to defend against DPA attacks such as Dual rail with Pre-Charge Logic (DPL) lead to an increase in area consumption of factor 4 or more which is not suitable for Light Weight implementations. Current secure implementations using DPL require ASIC tools and a special ASIC library. In this thesis we show that moderate security against DPA attacks can be achieved for DPL secured implementations using only FPGA CAD tools augmented by some scripts. The resulting circuit has an area increase of not much more than a factor two over standard FPGA implementations. We demonstrate our approach by implementing a cryptographic algorithm on Spartan3E FPGA and assessing the security it provides against DPA.We also study one of the Xilinx FPGA specific intrinsic features - Wide Dedicated Multiplexer (WDM) -with respect to DPA.
dc.identifier.urihttps://hdl.handle.net/1920/5623
dc.language.isoen_US
dc.subjectSecurity
dc.subjectDual rail with precharge
dc.subjectFPGAs
dc.subjectLightweight implementations
dc.subjectSDDL
dc.subjectWide Dedicated Multiplexer (WDM)
dc.titleSecuring Light Weight Cryptographic Implementations on FPGAs Using Dual Rail with Pre-Charge Logic
dc.typeThesis
thesis.degree.disciplineComputer Engineering
thesis.degree.grantorGeorge Mason University
thesis.degree.levelMaster's
thesis.degree.nameMaster of Science in Computer Engineering

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Velegalati_Rajesh.pdf
Size:
604.46 KB
Format:
Adobe Portable Document Format
Download
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.72 KB
Format:
Item-specific license agreed upon to submission
Description:
Download

Collections

College of Engineering and Computing